Blame view
include/configs/zipitz2.h
6.46 KB
bc3a4a53a PXA: ZipitZ2 support |
1 2 3 4 5 |
/* * Aeronix Zipit Z2 configuration file * * Copyright (C) 2009-2010 Marek Vasut <marek.vasut@gmail.com> * |
3765b3e7b Coding Style clea... |
6 |
* SPDX-License-Identifier: GPL-2.0+ |
bc3a4a53a PXA: ZipitZ2 support |
7 8 9 10 11 12 13 14 |
*/ #ifndef __CONFIG_H #define __CONFIG_H /* * High Level Board Configuration Options */ |
abc20aba1 PXA: Rename CONFI... |
15 |
#define CONFIG_CPU_PXA27X 1 /* Marvell PXA270 CPU */ |
bc3a4a53a PXA: ZipitZ2 support |
16 |
#define CONFIG_ZIPITZ2 1 /* Zipit Z2 board */ |
9b3d167fd PXA: zipitz2: Add... |
17 |
#define CONFIG_SYS_TEXT_BASE 0x0 |
bc3a4a53a PXA: ZipitZ2 support |
18 |
|
9660e442d cosmetic: s/BOARD... |
19 |
#undef CONFIG_BOARD_LATE_INIT |
bc3a4a53a PXA: ZipitZ2 support |
20 |
#undef CONFIG_SKIP_LOWLEVEL_INIT |
aac316a8b PXA: Enable CONFI... |
21 |
#define CONFIG_PREBOOT |
bc3a4a53a PXA: ZipitZ2 support |
22 23 24 25 26 27 28 29 |
/* * Environment settings */ #define CONFIG_ENV_OVERWRITE #define CONFIG_ENV_IS_IN_FLASH 1 #define CONFIG_ENV_ADDR 0x40000 #define CONFIG_ENV_SIZE 0x20000 |
899590816 pxa: Disable dcac... |
30 31 |
/* we will never enable dcache, because we have to setup MMU first */ #define CONFIG_SYS_DCACHE_OFF |
24e84c3dc PXA: Fix ZipitZ2 ... |
32 |
#define CONFIG_SYS_MALLOC_LEN (128*1024) |
24e84c3dc PXA: Fix ZipitZ2 ... |
33 |
#define CONFIG_ARCH_CPU_INIT |
bc3a4a53a PXA: ZipitZ2 support |
34 35 |
#define CONFIG_BOOTCOMMAND \ |
81f731ca7 zipitz2: use pxa_... |
36 37 |
"if mmc rescan && ext2load mmc 0 0xa0000000 boot/uboot.script ;"\ "then " \ |
bc3a4a53a PXA: ZipitZ2 support |
38 39 40 41 42 43 44 45 46 47 |
"source 0xa0000000; " \ "else " \ "bootm 0x60000; " \ "fi; " #define CONFIG_BOOTARGS \ "console=tty0 console=ttyS2,115200 fbcon=rotate:3" #define CONFIG_TIMESTAMP #define CONFIG_BOOTDELAY 2 /* Autoboot delay */ #define CONFIG_CMDLINE_TAG #define CONFIG_SETUP_MEMORY_TAGS |
24e84c3dc PXA: Fix ZipitZ2 ... |
48 |
#define CONFIG_SYS_TEXT_BASE 0x0 |
bc3a4a53a PXA: ZipitZ2 support |
49 50 51 52 53 54 55 56 |
#define CONFIG_LZMA /* LZMA compression support */ /* * Serial Console Configuration * STUART - the lower serial port on Colibri board */ #define CONFIG_PXA_SERIAL #define CONFIG_STUART 1 |
ce6971cdd serial: pxa: Make... |
57 |
#define CONFIG_CONS_INDEX 2 |
bc3a4a53a PXA: ZipitZ2 support |
58 |
#define CONFIG_BAUDRATE 115200 |
bc3a4a53a PXA: ZipitZ2 support |
59 60 61 62 63 64 65 |
/* * Bootloader Components Configuration */ #include <config_cmd_default.h> #undef CONFIG_CMD_NET |
6d8962e81 Switch from archi... |
66 |
#undef CONFIG_CMD_NFS |
bc3a4a53a PXA: ZipitZ2 support |
67 68 69 70 71 72 73 74 75 76 |
#define CONFIG_CMD_ENV #undef CONFIG_CMD_IMLS #define CONFIG_CMD_MMC #define CONFIG_CMD_SPI /* * MMC Card Configuration */ #ifdef CONFIG_CMD_MMC #define CONFIG_MMC |
81f731ca7 zipitz2: use pxa_... |
77 78 |
#define CONFIG_GENERIC_MMC #define CONFIG_PXA_MMC_GENERIC |
bc3a4a53a PXA: ZipitZ2 support |
79 80 81 82 83 84 85 86 87 88 89 90 |
#define CONFIG_SYS_MMC_BASE 0xF0000000 #define CONFIG_CMD_FAT #define CONFIG_CMD_EXT2 #define CONFIG_DOS_PARTITION #endif /* * SPI and LCD */ #ifdef CONFIG_CMD_SPI #define CONFIG_SOFT_SPI #define CONFIG_LCD |
0698095af lcd, pxafb: move ... |
91 |
#define CONFIG_PXA_LCD |
bc3a4a53a PXA: ZipitZ2 support |
92 93 94 95 96 97 98 99 |
#define CONFIG_LMS283GF05 #define CONFIG_VIDEO_LOGO #define CONFIG_CMD_BMP #define CONFIG_SPLASH_SCREEN #define CONFIG_SPLASH_SCREEN_ALIGN #define CONFIG_VIDEO_BMP_GZIP #define CONFIG_VIDEO_BMP_RLE8 #define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (2 << 20) |
bc3a4a53a PXA: ZipitZ2 support |
100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 |
#define SPI_DELAY udelay(10) #define SPI_SDA(val) zipitz2_spi_sda(val) #define SPI_SCL(val) zipitz2_spi_scl(val) #define SPI_READ zipitz2_spi_read() #ifndef __ASSEMBLY__ void zipitz2_spi_sda(int); void zipitz2_spi_scl(int); unsigned char zipitz2_spi_read(void); #endif #endif /* * KGDB */ #ifdef CONFIG_CMD_KGDB #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
bc3a4a53a PXA: ZipitZ2 support |
117 118 119 120 121 122 |
#endif /* * HUSH Shell Configuration */ #define CONFIG_SYS_HUSH_PARSER 1 |
bc3a4a53a PXA: ZipitZ2 support |
123 124 125 126 |
#define CONFIG_SYS_LONGHELP /* undef to save memory */ #ifdef CONFIG_SYS_HUSH_PARSER #define CONFIG_SYS_PROMPT "$ " /* Monitor Command Prompt */ |
bc3a4a53a PXA: ZipitZ2 support |
127 128 129 130 131 132 133 134 135 136 |
#endif #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ #define CONFIG_SYS_DEVICE_NULLDEV 1 /* * Clock Configuration */ |
bc3a4a53a PXA: ZipitZ2 support |
137 138 139 |
#define CONFIG_SYS_CPUSPEED 0x190 /* standard setting for 312MHz; L=16, N=1.5, A=0, SDCLK!=SystemBus */ /* |
76d4ae251 zipitz2: fix boot... |
140 141 142 143 144 145 |
* SRAM Map */ #define PHYS_SRAM 0x5c000000 /* SRAM Bank #1 */ #define PHYS_SRAM_SIZE 0x00040000 /* 256k */ /* |
bc3a4a53a PXA: ZipitZ2 support |
146 147 148 149 150 151 152 153 154 155 156 157 158 |
* DRAM Map */ #define CONFIG_NR_DRAM_BANKS 1 /* We have 1 bank of DRAM */ #define PHYS_SDRAM_1 0xa0000000 /* SDRAM Bank #1 */ #define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */ #define CONFIG_SYS_DRAM_BASE 0xa0000000 /* CS0 */ #define CONFIG_SYS_DRAM_SIZE 0x02000000 /* 32 MB DRAM */ #define CONFIG_SYS_MEMTEST_START 0xa0400000 /* memtest works on */ #define CONFIG_SYS_MEMTEST_END 0xa0800000 /* 4 ... 8 MB in DRAM */ #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_DRAM_BASE |
6ef6eb91c PXA: Add necessar... |
159 |
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 |
76d4ae251 zipitz2: fix boot... |
160 |
#define CONFIG_SYS_INIT_SP_ADDR (GENERATED_GBL_DATA_SIZE + PHYS_SRAM + 2048) |
6ef6eb91c PXA: Add necessar... |
161 |
|
bc3a4a53a PXA: ZipitZ2 support |
162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 |
/* * NOR FLASH */ #define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */ #define PHYS_FLASH_SIZE 0x00800000 /* 8 MB */ #define PHYS_FLASH_SECT_SIZE 0x00010000 /* 64 KB sectors */ #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1 #define CONFIG_SYS_FLASH_CFI #define CONFIG_FLASH_CFI_DRIVER 1 #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT #define CONFIG_SYS_MONITOR_BASE PHYS_FLASH_1 #define CONFIG_SYS_MONITOR_LEN PHYS_FLASH_SECT_SIZE #define CONFIG_SYS_MAX_FLASH_BANKS 1 #define CONFIG_SYS_MAX_FLASH_SECT 256 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 |
f90aea2a6 ARM: pxa: Fix CON... |
181 182 183 184 |
#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 #define CONFIG_SYS_FLASH_WRITE_TOUT 240000 #define CONFIG_SYS_FLASH_LOCK_TOUT 240000 #define CONFIG_SYS_FLASH_UNLOCK_TOUT 240000 |
bc3a4a53a PXA: ZipitZ2 support |
185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 |
#define CONFIG_SYS_FLASH_PROTECTION /* * GPIO settings */ #define CONFIG_SYS_GAFR0_L_VAL 0x02000140 #define CONFIG_SYS_GAFR0_U_VAL 0x59188000 #define CONFIG_SYS_GAFR1_L_VAL 0x63900002 #define CONFIG_SYS_GAFR1_U_VAL 0xaaa03950 #define CONFIG_SYS_GAFR2_L_VAL 0x0aaaaaaa #define CONFIG_SYS_GAFR2_U_VAL 0x29000308 #define CONFIG_SYS_GAFR3_L_VAL 0x54000000 #define CONFIG_SYS_GAFR3_U_VAL 0x000000d5 #define CONFIG_SYS_GPCR0_VAL 0x00000000 #define CONFIG_SYS_GPCR1_VAL 0x00000020 #define CONFIG_SYS_GPCR2_VAL 0x00000000 #define CONFIG_SYS_GPCR3_VAL 0x00000000 #define CONFIG_SYS_GPDR0_VAL 0xdafcee00 #define CONFIG_SYS_GPDR1_VAL 0xffa3aaab |
24e84c3dc PXA: Fix ZipitZ2 ... |
204 |
#define CONFIG_SYS_GPDR2_VAL 0x8fe9ffff |
bc3a4a53a PXA: ZipitZ2 support |
205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 |
#define CONFIG_SYS_GPDR3_VAL 0x001b1f8a #define CONFIG_SYS_GPSR0_VAL 0x06080400 #define CONFIG_SYS_GPSR1_VAL 0x007f0000 #define CONFIG_SYS_GPSR2_VAL 0x032a0000 #define CONFIG_SYS_GPSR3_VAL 0x00000180 #define CONFIG_SYS_PSSR_VAL 0x30 /* * Clock settings */ #define CONFIG_SYS_CKEN 0x00511220 #define CONFIG_SYS_CCCR 0x00000190 /* * Memory settings */ #define CONFIG_SYS_MSC0_VAL 0x2ffc38f8 #define CONFIG_SYS_MSC1_VAL 0x0000ccd1 #define CONFIG_SYS_MSC2_VAL 0x0000b884 #define CONFIG_SYS_MDCNFG_VAL 0x08000ba9 #define CONFIG_SYS_MDREFR_VAL 0x2011a01e #define CONFIG_SYS_MDMRS_VAL 0x00000000 #define CONFIG_SYS_FLYCNFG_VAL 0x00010001 #define CONFIG_SYS_SXCNFG_VAL 0x40044004 /* * PCMCIA and CF Interfaces */ #define CONFIG_SYS_MECR_VAL 0x00000001 #define CONFIG_SYS_MCMEM0_VAL 0x00014307 #define CONFIG_SYS_MCMEM1_VAL 0x00014307 #define CONFIG_SYS_MCATT0_VAL 0x0001c787 #define CONFIG_SYS_MCATT1_VAL 0x0001c787 #define CONFIG_SYS_MCIO0_VAL 0x0001430f #define CONFIG_SYS_MCIO1_VAL 0x0001430f #endif /* __CONFIG_H */ |