Blame view
include/fm_eth.h
5.96 KB
83d290c56 SPDX: Convert all... |
1 |
/* SPDX-License-Identifier: GPL-2.0+ */ |
c916d7c91 powerpc/85xx: Add... |
2 |
/* |
111fd19e3 fm/mEMAC: add mEM... |
3 |
* Copyright 2009-2012 Freescale Semiconductor, Inc. |
d90c7ac7a armv8: ls1046afrw... |
4 |
* Copyright 2019 NXP |
c916d7c91 powerpc/85xx: Add... |
5 6 7 8 9 10 |
*/ #ifndef __FM_ETH_H__ #define __FM_ETH_H__ #include <common.h> |
93f26f130 net: Merge asm/fs... |
11 |
#include <phy.h> |
c916d7c91 powerpc/85xx: Add... |
12 |
#include <asm/types.h> |
c916d7c91 powerpc/85xx: Add... |
13 14 15 16 17 18 19 |
enum fm_port { FM1_DTSEC1, FM1_DTSEC2, FM1_DTSEC3, FM1_DTSEC4, FM1_DTSEC5, |
9e7587584 powerpc/mpc85xx: ... |
20 21 22 |
FM1_DTSEC6, FM1_DTSEC9, FM1_DTSEC10, |
c916d7c91 powerpc/85xx: Add... |
23 |
FM1_10GEC1, |
9e7587584 powerpc/mpc85xx: ... |
24 |
FM1_10GEC2, |
82a55c1ef net/fman: Add sup... |
25 26 |
FM1_10GEC3, FM1_10GEC4, |
c916d7c91 powerpc/85xx: Add... |
27 28 29 30 |
FM2_DTSEC1, FM2_DTSEC2, FM2_DTSEC3, FM2_DTSEC4, |
99abf7ded powerpc/85xx: add... |
31 |
FM2_DTSEC5, |
9e7587584 powerpc/mpc85xx: ... |
32 33 34 |
FM2_DTSEC6, FM2_DTSEC9, FM2_DTSEC10, |
c916d7c91 powerpc/85xx: Add... |
35 |
FM2_10GEC1, |
9e7587584 powerpc/mpc85xx: ... |
36 |
FM2_10GEC2, |
c916d7c91 powerpc/85xx: Add... |
37 38 39 40 41 42 43 |
NUM_FM_PORTS, }; enum fm_eth_type { FM_ETH_1G_E, FM_ETH_10G_E, }; |
d90c7ac7a armv8: ls1046afrw... |
44 45 46 47 48 49 50 |
/* Historically, on FMan v3 platforms, the first MDIO bus has been used for * Clause 22 PHYs and the second MDIO bus for 10G Clause 45 PHYs (thus the * TGEC name). * * On LS1046A-FRWY, the QSGMII PHY is connected to the second MDIO bus, * and no TGEC ports are present on-board. */ |
111fd19e3 fm/mEMAC: add mEM... |
51 |
#ifdef CONFIG_SYS_FMAN_V3 |
d90c7ac7a armv8: ls1046afrw... |
52 53 54 |
#ifdef CONFIG_TARGET_LS1046AFRWY #define CONFIG_SYS_FM1_DTSEC_MDIO_ADDR (CONFIG_SYS_FSL_FM1_ADDR + 0xfd000) #else |
111fd19e3 fm/mEMAC: add mEM... |
55 |
#define CONFIG_SYS_FM1_DTSEC_MDIO_ADDR (CONFIG_SYS_FSL_FM1_ADDR + 0xfc000) |
d90c7ac7a armv8: ls1046afrw... |
56 |
#endif |
111fd19e3 fm/mEMAC: add mEM... |
57 |
#define CONFIG_SYS_FM1_TGEC_MDIO_ADDR (CONFIG_SYS_FSL_FM1_ADDR + 0xfd000) |
23e1acaf4 net/fm: fix MDIO ... |
58 |
#if (CONFIG_SYS_NUM_FMAN == 2) |
111fd19e3 fm/mEMAC: add mEM... |
59 60 |
#define CONFIG_SYS_FM2_DTSEC_MDIO_ADDR (CONFIG_SYS_FSL_FM2_ADDR + 0xfc000) #define CONFIG_SYS_FM2_TGEC_MDIO_ADDR (CONFIG_SYS_FSL_FM2_ADDR + 0xfd000) |
23e1acaf4 net/fm: fix MDIO ... |
61 |
#endif |
111fd19e3 fm/mEMAC: add mEM... |
62 |
#else |
c916d7c91 powerpc/85xx: Add... |
63 64 |
#define CONFIG_SYS_FM1_DTSEC1_MDIO_ADDR (CONFIG_SYS_FSL_FM1_ADDR + 0xe1120) #define CONFIG_SYS_FM1_TGEC_MDIO_ADDR (CONFIG_SYS_FSL_FM1_ADDR + 0xf1000) |
111fd19e3 fm/mEMAC: add mEM... |
65 |
#endif |
c916d7c91 powerpc/85xx: Add... |
66 67 68 69 70 71 72 73 74 |
#define DEFAULT_FM_MDIO_NAME "FSL_MDIO0" #define DEFAULT_FM_TGEC_MDIO_NAME "FM_TGEC_MDIO" /* Fman ethernet info struct */ #define FM_ETH_INFO_INITIALIZER(idx, pregs) \ .fm = idx, \ .phy_regs = (void *)pregs, \ .enet_if = PHY_INTERFACE_MODE_NONE, \ |
111fd19e3 fm/mEMAC: add mEM... |
75 76 77 78 79 80 81 82 83 84 85 86 87 |
#ifdef CONFIG_SYS_FMAN_V3 #define FM_DTSEC_INFO_INITIALIZER(idx, n) \ { \ FM_ETH_INFO_INITIALIZER(idx, CONFIG_SYS_FM1_DTSEC_MDIO_ADDR) \ .index = idx, \ .num = n - 1, \ .type = FM_ETH_1G_E, \ .port = FM##idx##_DTSEC##n, \ .rx_port_id = RX_PORT_1G_BASE + n - 1, \ .tx_port_id = TX_PORT_1G_BASE + n - 1, \ .compat_offset = CONFIG_SYS_FSL_FM##idx##_OFFSET + \ offsetof(struct ccsr_fman, memac[n-1]),\ } |
cc19c25e2 net/fman: update ... |
88 89 90 91 92 93 94 95 96 97 98 99 100 101 |
#ifdef CONFIG_FSL_FM_10GEC_REGULAR_NOTATION #define FM_TGEC_INFO_INITIALIZER(idx, n) \ { \ FM_ETH_INFO_INITIALIZER(idx, CONFIG_SYS_FM1_TGEC_MDIO_ADDR) \ .index = idx, \ .num = n - 1, \ .type = FM_ETH_10G_E, \ .port = FM##idx##_10GEC##n, \ .rx_port_id = RX_PORT_10G_BASE2 + n - 1, \ .tx_port_id = TX_PORT_10G_BASE2 + n - 1, \ .compat_offset = CONFIG_SYS_FSL_FM##idx##_OFFSET + \ offsetof(struct ccsr_fman, memac[n-1]),\ } #else |
23e1acaf4 net/fm: fix MDIO ... |
102 |
#if (CONFIG_SYS_NUM_FMAN == 2) |
111fd19e3 fm/mEMAC: add mEM... |
103 104 |
#define FM_TGEC_INFO_INITIALIZER(idx, n) \ { \ |
944b6ccf1 Fman/t4240: some ... |
105 |
FM_ETH_INFO_INITIALIZER(idx, CONFIG_SYS_FM2_TGEC_MDIO_ADDR) \ |
111fd19e3 fm/mEMAC: add mEM... |
106 107 108 109 110 111 112 |
.index = idx, \ .num = n - 1, \ .type = FM_ETH_10G_E, \ .port = FM##idx##_10GEC##n, \ .rx_port_id = RX_PORT_10G_BASE + n - 1, \ .tx_port_id = TX_PORT_10G_BASE + n - 1, \ .compat_offset = CONFIG_SYS_FSL_FM##idx##_OFFSET + \ |
944b6ccf1 Fman/t4240: some ... |
113 |
offsetof(struct ccsr_fman, memac[n-1+8]),\ |
111fd19e3 fm/mEMAC: add mEM... |
114 |
} |
23e1acaf4 net/fm: fix MDIO ... |
115 116 117 118 119 120 121 122 123 124 125 126 127 128 |
#else #define FM_TGEC_INFO_INITIALIZER(idx, n) \ { \ FM_ETH_INFO_INITIALIZER(idx, CONFIG_SYS_FM1_TGEC_MDIO_ADDR) \ .index = idx, \ .num = n - 1, \ .type = FM_ETH_10G_E, \ .port = FM##idx##_10GEC##n, \ .rx_port_id = RX_PORT_10G_BASE + n - 1, \ .tx_port_id = TX_PORT_10G_BASE + n - 1, \ .compat_offset = CONFIG_SYS_FSL_FM##idx##_OFFSET + \ offsetof(struct ccsr_fman, memac[n-1+8]),\ } #endif |
cc19c25e2 net/fman: update ... |
129 |
#endif |
82a55c1ef net/fman: Add sup... |
130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 |
#if (CONFIG_SYS_NUM_FM1_10GEC >= 3) #define FM_TGEC_INFO_INITIALIZER2(idx, n) \ { \ FM_ETH_INFO_INITIALIZER(idx, CONFIG_SYS_FM1_TGEC_MDIO_ADDR) \ .index = idx, \ .num = n - 1, \ .type = FM_ETH_10G_E, \ .port = FM##idx##_10GEC##n, \ .rx_port_id = RX_PORT_10G_BASE2 + n - 3, \ .tx_port_id = TX_PORT_10G_BASE2 + n - 3, \ .compat_offset = CONFIG_SYS_FSL_FM##idx##_OFFSET + \ offsetof(struct ccsr_fman, memac[n-1-2]),\ } #endif |
111fd19e3 fm/mEMAC: add mEM... |
145 |
#else |
c916d7c91 powerpc/85xx: Add... |
146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 |
#define FM_DTSEC_INFO_INITIALIZER(idx, n) \ { \ FM_ETH_INFO_INITIALIZER(idx, CONFIG_SYS_FM1_DTSEC1_MDIO_ADDR) \ .index = idx, \ .num = n - 1, \ .type = FM_ETH_1G_E, \ .port = FM##idx##_DTSEC##n, \ .rx_port_id = RX_PORT_1G_BASE + n - 1, \ .tx_port_id = TX_PORT_1G_BASE + n - 1, \ .compat_offset = CONFIG_SYS_FSL_FM##idx##_OFFSET + \ offsetof(struct ccsr_fman, mac_1g[n-1]),\ } #define FM_TGEC_INFO_INITIALIZER(idx, n) \ { \ FM_ETH_INFO_INITIALIZER(idx, CONFIG_SYS_FM1_TGEC_MDIO_ADDR) \ .index = idx, \ .num = n - 1, \ .type = FM_ETH_10G_E, \ .port = FM##idx##_10GEC##n, \ .rx_port_id = RX_PORT_10G_BASE + n - 1, \ .tx_port_id = TX_PORT_10G_BASE + n - 1, \ .compat_offset = CONFIG_SYS_FSL_FM##idx##_OFFSET + \ offsetof(struct ccsr_fman, mac_10g[n-1]),\ } |
111fd19e3 fm/mEMAC: add mEM... |
171 |
#endif |
c916d7c91 powerpc/85xx: Add... |
172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 |
struct fm_eth_info { u8 enabled; u8 fm; u8 num; u8 phy_addr; int index; u16 rx_port_id; u16 tx_port_id; enum fm_port port; enum fm_eth_type type; void *phy_regs; phy_interface_t enet_if; u32 compat_offset; struct mii_dev *bus; }; struct tgec_mdio_info { struct tgec_mdio_controller *regs; char *name; }; |
111fd19e3 fm/mEMAC: add mEM... |
192 193 194 195 |
struct memac_mdio_info { struct memac_mdio_controller *regs; char *name; }; |
c916d7c91 powerpc/85xx: Add... |
196 |
int fm_tgec_mdio_init(bd_t *bis, struct tgec_mdio_info *info); |
111fd19e3 fm/mEMAC: add mEM... |
197 |
int fm_memac_mdio_init(bd_t *bis, struct memac_mdio_info *info); |
c916d7c91 powerpc/85xx: Add... |
198 199 200 201 202 |
int fm_standard_init(bd_t *bis); void fman_enet_init(void); void fdt_fixup_fman_ethernet(void *fdt); phy_interface_t fm_info_get_enet_if(enum fm_port port); void fm_info_set_phy_address(enum fm_port port, int address); |
ae2291fbe fm-eth: add funct... |
203 |
int fm_info_get_phy_address(enum fm_port port); |
c916d7c91 powerpc/85xx: Add... |
204 |
void fm_info_set_mdio(enum fm_port port, struct mii_dev *bus); |
69a852425 fm-eth: Add abili... |
205 |
void fm_disable_port(enum fm_port port); |
f51d3b71d net/fman: add a f... |
206 |
void fm_enable_port(enum fm_port port); |
ffee1dde3 SGMII:fix PHY add... |
207 208 209 210 |
void set_sgmii_phy(struct mii_dev *bus, enum fm_port base_port, unsigned int port_num, int phy_base_addr); int is_qsgmii_riser_card(struct mii_dev *bus, int phy_base_addr, unsigned int port_num, unsigned regnum); |
c916d7c91 powerpc/85xx: Add... |
211 212 |
#endif |