Blame view

arch/arm/cpu/arm926ejs/lpc32xx/devices.c 1.12 KB
52f69f818   Vladimir Zapolskiy   arm926ejs: add NX...
1
2
3
  /*
   * Copyright (C) 2011 by Vladimir Zapolskiy <vz@mleia.com>
   *
1a4596601   Wolfgang Denk   Add GPL-2.0+ SPDX...
4
   * SPDX-License-Identifier:	GPL-2.0+
52f69f818   Vladimir Zapolskiy   arm926ejs: add NX...
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
   */
  
  #include <common.h>
  #include <asm/arch/cpu.h>
  #include <asm/arch/clk.h>
  #include <asm/arch/uart.h>
  #include <asm/io.h>
  
  static struct clk_pm_regs    *clk  = (struct clk_pm_regs *)CLK_PM_BASE;
  static struct uart_ctrl_regs *ctrl = (struct uart_ctrl_regs *)UART_CTRL_BASE;
  
  void lpc32xx_uart_init(unsigned int uart_id)
  {
  	if (uart_id < 1 || uart_id > 7)
  		return;
  
  	/* Disable loopback mode, if it is set by S1L bootloader */
  	clrbits_le32(&ctrl->loop,
  		     UART_LOOPBACK(CONFIG_SYS_LPC32XX_UART));
  
  	if (uart_id < 3 || uart_id > 6)
  		return;
  
  	/* Enable UART system clock */
  	setbits_le32(&clk->uartclk_ctrl, CLK_UART(uart_id));
  
  	/* Set UART into autoclock mode */
  	clrsetbits_le32(&ctrl->clkmode,
  			UART_CLKMODE_MASK(uart_id),
  			UART_CLKMODE_AUTO(uart_id));
  
  	/* Bypass pre-divider of UART clock */
  	writel(CLK_UART_X_DIV(1) | CLK_UART_Y_DIV(1),
  	       &clk->u3clk + (uart_id - 3));
  }
ac2916a22   Albert ARIBAUD \(3ADEV\)   lpc32xx: add Ethe...
40
41
42
43
44
45
46
  
  void lpc32xx_mac_init(void)
  {
  	/* Enable MAC interface */
  	writel(CLK_MAC_REG | CLK_MAC_SLAVE | CLK_MAC_MASTER
  		| CLK_MAC_MII, &clk->macclk_ctrl);
  }