Blame view

board/freescale/t208xrdb/cpld.c 1.37 KB
8d67c3685   Shengzhou Liu   powerpc/t2080rdb:...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
  /*
   * Copyright 2014 Freescale Semiconductor
   *
   * SPDX-License-Identifier:	GPL-2.0+
   *
   * Freescale T2080RDB board-specific CPLD controlling supports.
   */
  
  #include <common.h>
  #include <command.h>
  #include "cpld.h"
  
  u8 cpld_read(unsigned int reg)
  {
  	void *p = (void *)CONFIG_SYS_CPLD_BASE;
  
  	return in_8(p + reg);
  }
  
  void cpld_write(unsigned int reg, u8 value)
  {
  	void *p = (void *)CONFIG_SYS_CPLD_BASE;
  
  	out_8(p + reg, value);
  }
  
  /* Set the boot bank to the alternate bank */
  void cpld_set_altbank(void)
  {
  	u8 reg = CPLD_READ(flash_csr);
  
  	reg = (reg & ~CPLD_BANK_SEL_MASK) | CPLD_LBMAP_ALTBANK;
  	CPLD_WRITE(flash_csr, reg);
  	CPLD_WRITE(reset_ctl, CPLD_LBMAP_RESET);
  }
  
  /* Set the boot bank to the default bank */
  void cpld_set_defbank(void)
  {
  	u8 reg = CPLD_READ(flash_csr);
  
  	reg = (reg & ~CPLD_BANK_SEL_MASK) | CPLD_LBMAP_DFLTBANK;
  	CPLD_WRITE(flash_csr, reg);
  	CPLD_WRITE(reset_ctl, CPLD_LBMAP_RESET);
  }
  
  int do_cpld(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
  {
  	int rc = 0;
  
  	if (argc <= 1)
  		return cmd_usage(cmdtp);
  
  	if (strcmp(argv[1], "reset") == 0) {
  		if (strcmp(argv[2], "altbank") == 0)
  			cpld_set_altbank();
  		else
  			cpld_set_defbank();
  	} else {
  		rc = cmd_usage(cmdtp);
  	}
  
  	return rc;
  }
  
  U_BOOT_CMD(
  	cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
  	"Reset the board or alternate bank",
  	"reset: reset to default bank
  "
  	"cpld reset altbank: reset to alternate bank
  "
  );