Eric Lee / smarc-uboot

Blame view

include/virtex2.h 3.14 KB
edit raw normal view history
c609719b8   wdenk   Initial revision 
1
2
3
4
5
 
  /*
   * (C) Copyright 2002
   * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
   * Keith Outwater, keith_outwater@mvis.com
   *
1a4596601   Wolfgang Denk   Add GPL-2.0+ SPDX... 
6
 
   * SPDX-License-Identifier:	GPL-2.0+
c609719b8   wdenk   Initial revision 
7
8
9
10
11
12
 
   */
  
  #ifndef _VIRTEX2_H_
  #define _VIRTEX2_H_
  
  #include <xilinx.h>
14cfc4f37   Michal Simek   fpga: xilinx: Sim... 
13
 
  extern struct xilinx_fpga_op virtex2_op;
c609719b8   wdenk   Initial revision 
14
15
16
17
18
 
  
  /*
   * Slave SelectMap Implementation function table.
   */
  typedef struct {
2df9d5c43   Michal Simek   fpga: xilinx: Fix... 
19
20
21
22
23
24
25
26
27
28
29
30
31
 
  	xilinx_pre_fn	pre;
  	xilinx_pgm_fn	pgm;
  	xilinx_init_fn	init;
  	xilinx_err_fn	err;
  	xilinx_done_fn	done;
  	xilinx_clk_fn	clk;
  	xilinx_cs_fn	cs;
  	xilinx_wr_fn	wr;
  	xilinx_rdata_fn	rdata;
  	xilinx_wdata_fn	wdata;
  	xilinx_busy_fn	busy;
  	xilinx_abort_fn	abort;
  	xilinx_post_fn	post;
d9071ce0a   Michal Simek   fpga: virtex2: Av... 
32
 
  } xilinx_virtex2_slave_selectmap_fns;
c609719b8   wdenk   Initial revision 
33
34
35
 
  
  /* Slave Serial Implementation function table */
  typedef struct {
2df9d5c43   Michal Simek   fpga: xilinx: Fix... 
36
37
38
39
 
  	xilinx_pgm_fn	pgm;
  	xilinx_clk_fn	clk;
  	xilinx_rdata_fn	rdata;
  	xilinx_wdata_fn	wdata;
d9071ce0a   Michal Simek   fpga: virtex2: Av... 
40
 
  } xilinx_virtex2_slave_serial_fns;
c609719b8   wdenk   Initial revision 
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
 
  
  /* Device Image Sizes (in bytes)
   *********************************************************************/
  #define XILINX_XC2V40_SIZE		(338208 / 8)
  #define XILINX_XC2V80_SIZE		(597408 / 8)
  #define XILINX_XC2V250_SIZE		(1591584 / 8)
  #define XILINX_XC2V500_SIZE		(2557857 / 8)
  #define XILINX_XC2V1000_SIZE	(3749408 / 8)
  #define XILINX_XC2V1500_SIZE	(5166240 / 8)
  #define XILINX_XC2V2000_SIZE	(6808352 / 8)
  #define XILINX_XC2V3000_SIZE	(9589408 / 8)
  #define XILINX_XC2V4000_SIZE	(14220192 / 8)
  #define XILINX_XC2V6000_SIZE	(19752096 / 8)
  #define XILINX_XC2V8000_SIZE	(26185120 / 8)
  #define XILINX_XC2V10000_SIZE	(33519264 / 8)
  
  /* Descriptor Macros
   *********************************************************************/
  #define XILINX_XC2V40_DESC(iface, fn_table, cookie)	\
14cfc4f37   Michal Simek   fpga: xilinx: Sim... 
60
 
  { xilinx_virtex2, iface, XILINX_XC2V40_SIZE, fn_table, cookie, &virtex2_op }
c609719b8   wdenk   Initial revision 
61
62
 
  
  #define XILINX_XC2V80_DESC(iface, fn_table, cookie) \
14cfc4f37   Michal Simek   fpga: xilinx: Sim... 
63
 
  { xilinx_virtex2, iface, XILINX_XC2V80_SIZE, fn_table, cookie, &virtex2_op }
c609719b8   wdenk   Initial revision 
64
65
 
  
  #define XILINX_XC2V250_DESC(iface, fn_table, cookie) \
14cfc4f37   Michal Simek   fpga: xilinx: Sim... 
66
 
  { xilinx_virtex2, iface, XILINX_XC2V250_SIZE, fn_table, cookie, &virtex2_op }
c609719b8   wdenk   Initial revision 
67
68
 
  
  #define XILINX_XC2V500_DESC(iface, fn_table, cookie) \
14cfc4f37   Michal Simek   fpga: xilinx: Sim... 
69
 
  { xilinx_virtex2, iface, XILINX_XC2V500_SIZE, fn_table, cookie, &virtex2_op }
c609719b8   wdenk   Initial revision 
70
71
 
  
  #define XILINX_XC2V1000_DESC(iface, fn_table, cookie) \
14cfc4f37   Michal Simek   fpga: xilinx: Sim... 
72
 
  { xilinx_virtex2, iface, XILINX_XC2V1000_SIZE, fn_table, cookie, &virtex2_op }
c609719b8   wdenk   Initial revision 
73
74
 
  
  #define XILINX_XC2V1500_DESC(iface, fn_table, cookie) \
14cfc4f37   Michal Simek   fpga: xilinx: Sim... 
75
 
  { xilinx_virtex2, iface, XILINX_XC2V1500_SIZE, fn_table, cookie, &virtex2_op }
c609719b8   wdenk   Initial revision 
76
77
 
  
  #define XILINX_XC2V2000_DESC(iface, fn_table, cookie) \
14cfc4f37   Michal Simek   fpga: xilinx: Sim... 
78
 
  { xilinx_virtex2, iface, XILINX_XC2V2000_SIZE, fn_table, cookie, &virtex2_op }
c609719b8   wdenk   Initial revision 
79
80
 
  
  #define XILINX_XC2V3000_DESC(iface, fn_table, cookie) \
14cfc4f37   Michal Simek   fpga: xilinx: Sim... 
81
 
  { xilinx_virtex2, iface, XILINX_XC2V3000_SIZE, fn_table, cookie, &virtex2_op }
c609719b8   wdenk   Initial revision 
82
83
 
  
  #define XILINX_XC2V4000_DESC(iface, fn_table, cookie) \
14cfc4f37   Michal Simek   fpga: xilinx: Sim... 
84
 
  { xilinx_virtex2, iface, XILINX_XC2V4000_SIZE, fn_table, cookie, &virtex2_op }
c609719b8   wdenk   Initial revision 
85
86
 
  
  #define XILINX_XC2V6000_DESC(iface, fn_table, cookie) \
14cfc4f37   Michal Simek   fpga: xilinx: Sim... 
87
 
  { xilinx_virtex2, iface, XILINX_XC2V6000_SIZE, fn_table, cookie, &virtex2_op }
c609719b8   wdenk   Initial revision 
88
89
 
  
  #define XILINX_XC2V8000_DESC(iface, fn_table, cookie) \
14cfc4f37   Michal Simek   fpga: xilinx: Sim... 
90
 
  { xilinx_virtex2, iface, XILINX_XC2V8000_SIZE, fn_table, cookie, &virtex2_op }
c609719b8   wdenk   Initial revision 
91
92
 
  
  #define XILINX_XC2V10000_DESC(iface, fn_table, cookie) \
14cfc4f37   Michal Simek   fpga: xilinx: Sim... 
93
 
  { xilinx_virtex2, iface, XILINX_XC2V10000_SIZE, fn_table, cookie, &virtex2_op }
c609719b8   wdenk   Initial revision 
94
95
 
  
  #endif /* _VIRTEX2_H_ */