Eric Lee / smarc-uboot

Blame view

include/74xx_7xx.h 3.28 KB
edit raw normal view history
bb0f96b0b   wdenk   Initial revision 
1
2
3
4
 
  /*
   * (C) Copyright 2001
   * Josh Huber, Mission Critical Linux, Inc. <huber@mclx.com>
   *
1a4596601   Wolfgang Denk   Add GPL-2.0+ SPDX... 
5
 
   * SPDX-License-Identifier:	GPL-2.0+
bb0f96b0b   wdenk   Initial revision 
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
 
   */
  
  /*
   * 74xx_7xx.h
   *
   * 74xx/7xx specific definitions
   */
  
  #ifndef __MPC74XX_H__
  #define __MPC74XX_H__
  
  /*----------------------------------------------------------------
   * Exception offsets (PowerPC standard)
   */
  #define EXC_OFF_SYS_RESET        0x0100      /* default system reset offset */
02032e8f1   Rafal Jaworowski   [ppc] Fix build b... 
21
 
  #define _START_OFFSET		EXC_OFF_SYS_RESET
bb0f96b0b   wdenk   Initial revision 
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
 
  
  /*----------------------------------------------------------------
   * l2cr values
   */
  #define l2cr		 1017
  
  #define L2CR_L2E         0x80000000 /* bit 0 - enable */
  #define L2CR_L2PE        0x40000000 /* bit 1 - data parity */
  #define L2CR_L2SIZ_2M    0x00000000 /* bits 2-3 - 2MB, MPC7400 only! */
  #define L2CR_L2SIZ_1M    0x30000000 /* ... 1MB */
  #define L2CR_L2SIZ_HM    0x20000000 /* ... 512K */
  #define L2CR_L2SIZ_QM    0x10000000 /* ... 256k */
  #define L2CR_L2CLK_1     0x02000000 /* bits 4-6 clock ratio div 1 */
  #define L2CR_L2CLK_1_5   0x04000000 /* bits 4-6 clock ratio div 1.5 */
  #define L2CR_L2CLK_2     0x08000000 /* bits 4-6 clock ratio div 2 */
  #define L2CR_L2CLK_2_5   0x0a000000 /* bits 4-6 clock ratio div 2.5 */
  #define L2CR_L2CLK_3     0x0c000000 /* bits 4-6 clock ratio div 3 */
  #define L2CR_L2CLK_3_5   0x06000000 /* bits 4-6 clock ratio div 3.5 */
  #define L2CR_L2CLK_4     0x0e000000 /* bits 4-6 clock ratio div 4 */
  #define L2CR_L2RAM_BURST 0x01000000 /* bits 7-8 - burst SRAM */
  #define L2CR_DO          0x00400000 /* bit 9 - enable caching of instr. in L2 */
  #define L2CR_L2I         0x00200000 /* bit 10 - global invalidate bit */
  #define L2CR_L2CTL       0x00100000 /* bit 11 - l2 ram control */
  #define L2CR_L2WT        0x00080000 /* bit 12 - l2 write-through */
  #define L2CR_TS          0x00040000 /* bit 13 - test support on */
  #define L2CR_TS_OFF      -L2CR_TS   /* bit 13 - test support off */
  #define L2CR_L2OH_5      0x00000000 /* bits 14-15 - output hold time = short */
  #define L2CR_L2OH_1      0x00010000 /* bits 14-15 - output hold time = medium */
  #define L2CR_L2OH_INV    0x00020000 /* bits 14-15 - output hold time = long */
  #define L2CR_L2IP        0x00000001 /* global invalidate in progress */
bb0f96b0b   wdenk   Initial revision 
52
53
54
55
56
57
 
  #ifndef __ASSEMBLY__
  /* cpu ids we detect */
  typedef enum __cpu_t {
  	CPU_740, CPU_750,
  	CPU_740P, CPU_750P,
  	CPU_745, CPU_755,
3a473b2a6   wdenk   * Patch by Ronen ... 
58
 
  	CPU_750CX, CPU_750FX, CPU_750GX,
bb0f96b0b   wdenk   Initial revision 
59
60
 
  	CPU_7400,
  	CPU_7410,
4c52783b3   roy zang   General code modi... 
61
 
  	CPU_7447A, CPU_7448,
9d27b3a06   roy zang   Slight code clean... 
62
 
  	CPU_7450, CPU_7455, CPU_7457,
bb0f96b0b   wdenk   Initial revision 
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
 
  	CPU_UNKNOWN} cpu_t;
  
  extern cpu_t get_cpu_type(void);
  
  #define l1icache_enable	icache_enable
  
  void l2cache_enable(void);
  void l1dcache_enable(void);
  
  static __inline__ unsigned long get_msr (void)
  {
  	unsigned long msr;
  	asm volatile("mfmsr %0" : "=r" (msr) :);
  	return msr;
  }
  
  static __inline__ void set_msr (unsigned long msr)
  {
  	asm volatile("mtmsr %0" : : "r" (msr));
  }
  
  static __inline__ unsigned long get_hid0 (void)
  {
  	unsigned long hid0;
  	asm volatile("mfspr %0, 1008" : "=r" (hid0) :);
  	return hid0;
  }
  
  static __inline__ unsigned long get_hid1 (void)
  {
  	unsigned long hid1;
  	asm volatile("mfspr %0, 1009" : "=r" (hid1) :);
  	return hid1;
  }
  
  static __inline__ void set_hid0 (unsigned long hid0)
  {
  	asm volatile("mtspr 1008, %0" : : "r" (hid0));
  }
  
  static __inline__ void set_hid1 (unsigned long hid1)
  {
  	asm volatile("mtspr 1009, %0" : : "r" (hid1));
  }
  
  #endif	/* __ASSEMBLY__ */
  #endif  /* __MPC74XX_H__ */