Blame view
include/pcmcia.h
7.36 KB
affae2bff Initial revision |
1 |
/* |
04a85b3b3 * Patches by Pant... |
2 |
* (C) Copyright 2000-2004 |
affae2bff Initial revision |
3 4 |
* Wolfgang Denk, DENX Software Engineering, wd@denx.de. * |
1a4596601 Add GPL-2.0+ SPDX... |
5 |
* SPDX-License-Identifier: GPL-2.0+ |
affae2bff Initial revision |
6 7 8 9 10 11 12 13 14 15 16 17 |
*/ #ifndef _PCMCIA_H #define _PCMCIA_H #include <common.h> #include <config.h> /* * Allow configuration to select PCMCIA slot, * or try to generate a useful default */ |
639221c76 include/: Remove ... |
18 19 |
#if defined(CONFIG_CMD_PCMCIA) || \ (defined(CONFIG_CMD_IDE) && \ |
affae2bff Initial revision |
20 21 22 23 24 |
(defined(CONFIG_IDE_8xx_PCCARD) || defined(CONFIG_IDE_8xx_DIRECT) ) ) #if !defined(CONFIG_PCMCIA_SLOT_A) && !defined(CONFIG_PCMCIA_SLOT_B) /* The RPX series use SLOT_B */ |
4fb3925ff powerpc: remove R... |
25 |
#if defined(CONFIG_RPXLITE) |
affae2bff Initial revision |
26 |
# define CONFIG_PCMCIA_SLOT_B |
affae2bff Initial revision |
27 |
#elif defined(CONFIG_FADS) /* The FADS series are a mess */ |
180d3f74e * Fix problems ca... |
28 |
# if defined(CONFIG_MPC86x) || defined(CONFIG_MPC821) |
affae2bff Initial revision |
29 30 31 32 |
# define CONFIG_PCMCIA_SLOT_A # else # define CONFIG_PCMCIA_SLOT_B # endif |
dc7c9a1a5 * Patch by Rick B... |
33 |
#elif defined(CONFIG_TQM8xxL) || defined(CONFIG_SVM_SC8xx) |
affae2bff Initial revision |
34 35 36 37 38 39 40 41 42 |
# define CONFIG_PCMCIA_SLOT_B /* The TQM8xxL use SLOT_B */ #elif defined(CONFIG_SPD823TS) /* The SPD8xx use SLOT_B */ # define CONFIG_PCMCIA_SLOT_B #elif defined(CONFIG_IVMS8) || defined(CONFIG_IVML24) /* The IVM* use SLOT_A */ # define CONFIG_PCMCIA_SLOT_A #elif defined(CONFIG_LWMON) /* The LWMON use SLOT_B */ # define CONFIG_PCMCIA_SLOT_B #elif defined(CONFIG_ICU862) /* The ICU862 use SLOT_B */ # define CONFIG_PCMCIA_SLOT_B |
affae2bff Initial revision |
43 44 |
#elif defined(CONFIG_R360MPI) /* The R360MPI use SLOT_B */ # define CONFIG_PCMCIA_SLOT_B |
66fd3d1ce Add support for C... |
45 46 |
#elif defined(CONFIG_ATC) /* The ATC use SLOT_A */ # define CONFIG_PCMCIA_SLOT_A |
04a85b3b3 * Patches by Pant... |
47 48 |
#elif defined(CONFIG_NETTA) # define CONFIG_PCMCIA_SLOT_A |
f7d1572bf Add support for U... |
49 50 |
#elif defined(CONFIG_UC100) /* The UC100 use SLOT_B */ # define CONFIG_PCMCIA_SLOT_B |
affae2bff Initial revision |
51 52 53 54 55 56 57 58 59 60 61 62 63 |
#else # error "PCMCIA Slot not configured" #endif #endif /* !defined(CONFIG_PCMCIA_SLOT_A) && !defined(CONFIG_PCMCIA_SLOT_B) */ /* Make sure exactly one slot is defined - we support only one for now */ #if !defined(CONFIG_PCMCIA_SLOT_A) && !defined(CONFIG_PCMCIA_SLOT_B) #error Neither CONFIG_PCMCIA_SLOT_A nor CONFIG_PCMCIA_SLOT_B configured #endif #if defined(CONFIG_PCMCIA_SLOT_A) && defined(CONFIG_PCMCIA_SLOT_B) #error Both CONFIG_PCMCIA_SLOT_A and CONFIG_PCMCIA_SLOT_B configured #endif |
ea909b760 * Added support f... |
64 |
#ifndef PCMCIA_SOCKETS_NO |
affae2bff Initial revision |
65 |
#define PCMCIA_SOCKETS_NO 1 |
ea909b760 * Added support f... |
66 67 |
#endif #ifndef PCMCIA_MEM_WIN_NO |
affae2bff Initial revision |
68 |
#define PCMCIA_MEM_WIN_NO 4 |
ea909b760 * Added support f... |
69 |
#endif |
affae2bff Initial revision |
70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 |
#define PCMCIA_IO_WIN_NO 2 /* define _slot_ to be able to optimize macros */ #ifdef CONFIG_PCMCIA_SLOT_A # define _slot_ 0 # define PCMCIA_SLOT_MSG "slot A" # define PCMCIA_SLOT_x PCMCIA_PSLOT_A #else # define _slot_ 1 # define PCMCIA_SLOT_MSG "slot B" # define PCMCIA_SLOT_x PCMCIA_PSLOT_B #endif /* * The TQM850L hardware has two pins swapped! Grrrrgh! */ #ifdef CONFIG_TQM850L #define __MY_PCMCIA_GCRX_CXRESET PCMCIA_GCRX_CXOE #define __MY_PCMCIA_GCRX_CXOE PCMCIA_GCRX_CXRESET #else #define __MY_PCMCIA_GCRX_CXRESET PCMCIA_GCRX_CXRESET #define __MY_PCMCIA_GCRX_CXOE PCMCIA_GCRX_CXOE #endif /* * This structure is used to address each window in the PCMCIA controller. * * Keep in mind that we assume that pcmcia_win_t[n+1] is mapped directly * after pcmcia_win_t[n]... */ typedef struct { ulong br; ulong or; } pcmcia_win_t; /* * Definitions for PCMCIA control registers to operate in IDE mode * * All timing related setup (PCMCIA_SHT, PCMCIA_SST, PCMCIA_SL) * to be done later (depending on CPU clock) */ /* Window 0: * Base: 0xFE100000 CS1 * Port Size: 2 Bytes * Port Size: 16 Bit * Common Memory Space */ |
6d0f6bcf3 rename CFG_ macro... |
119 120 |
#define CONFIG_SYS_PCMCIA_PBR0 0xFE100000 #define CONFIG_SYS_PCMCIA_POR0 ( PCMCIA_BSIZE_2 \ |
affae2bff Initial revision |
121 122 123 124 125 126 127 128 129 130 131 132 |
| PCMCIA_PPS_16 \ | PCMCIA_PRS_MEM \ | PCMCIA_SLOT_x \ | PCMCIA_PV \ ) /* Window 1: * Base: 0xFE100080 CS1 * Port Size: 8 Bytes * Port Size: 8 Bit * Common Memory Space */ |
6d0f6bcf3 rename CFG_ macro... |
133 134 |
#define CONFIG_SYS_PCMCIA_PBR1 0xFE100080 #define CONFIG_SYS_PCMCIA_POR1 ( PCMCIA_BSIZE_8 \ |
affae2bff Initial revision |
135 136 137 138 139 140 141 142 143 144 145 146 |
| PCMCIA_PPS_8 \ | PCMCIA_PRS_MEM \ | PCMCIA_SLOT_x \ | PCMCIA_PV \ ) /* Window 2: * Base: 0xFE100100 CS2 * Port Size: 8 Bytes * Port Size: 8 Bit * Common Memory Space */ |
6d0f6bcf3 rename CFG_ macro... |
147 148 |
#define CONFIG_SYS_PCMCIA_PBR2 0xFE100100 #define CONFIG_SYS_PCMCIA_POR2 ( PCMCIA_BSIZE_8 \ |
affae2bff Initial revision |
149 150 151 152 153 154 155 156 157 |
| PCMCIA_PPS_8 \ | PCMCIA_PRS_MEM \ | PCMCIA_SLOT_x \ | PCMCIA_PV \ ) /* Window 3: * not used */ |
6d0f6bcf3 rename CFG_ macro... |
158 159 |
#define CONFIG_SYS_PCMCIA_PBR3 0 #define CONFIG_SYS_PCMCIA_POR3 0 |
affae2bff Initial revision |
160 161 162 163 164 165 166 |
/* Window 4: * Base: 0xFE100C00 CS1 * Port Size: 2 Bytes * Port Size: 16 Bit * Common Memory Space */ |
6d0f6bcf3 rename CFG_ macro... |
167 168 |
#define CONFIG_SYS_PCMCIA_PBR4 0xFE100C00 #define CONFIG_SYS_PCMCIA_POR4 ( PCMCIA_BSIZE_2 \ |
affae2bff Initial revision |
169 170 171 172 173 174 175 176 177 178 179 180 |
| PCMCIA_PPS_16 \ | PCMCIA_PRS_MEM \ | PCMCIA_SLOT_x \ | PCMCIA_PV \ ) /* Window 5: * Base: 0xFE100C80 CS1 * Port Size: 8 Bytes * Port Size: 8 Bit * Common Memory Space */ |
6d0f6bcf3 rename CFG_ macro... |
181 182 |
#define CONFIG_SYS_PCMCIA_PBR5 0xFE100C80 #define CONFIG_SYS_PCMCIA_POR5 ( PCMCIA_BSIZE_8 \ |
affae2bff Initial revision |
183 184 185 186 187 188 189 190 191 192 193 194 |
| PCMCIA_PPS_8 \ | PCMCIA_PRS_MEM \ | PCMCIA_SLOT_x \ | PCMCIA_PV \ ) /* Window 6: * Base: 0xFE100D00 CS2 * Port Size: 8 Bytes * Port Size: 8 Bit * Common Memory Space */ |
6d0f6bcf3 rename CFG_ macro... |
195 196 |
#define CONFIG_SYS_PCMCIA_PBR6 0xFE100D00 #define CONFIG_SYS_PCMCIA_POR6 ( PCMCIA_BSIZE_8 \ |
affae2bff Initial revision |
197 198 199 200 201 202 203 204 205 |
| PCMCIA_PPS_8 \ | PCMCIA_PRS_MEM \ | PCMCIA_SLOT_x \ | PCMCIA_PV \ ) /* Window 7: * not used */ |
6d0f6bcf3 rename CFG_ macro... |
206 207 |
#define CONFIG_SYS_PCMCIA_PBR7 0 #define CONFIG_SYS_PCMCIA_POR7 0 |
affae2bff Initial revision |
208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 |
/**********************************************************************/ /* * CIS Tupel codes */ #define CISTPL_NULL 0x00 #define CISTPL_DEVICE 0x01 #define CISTPL_LONGLINK_CB 0x02 #define CISTPL_INDIRECT 0x03 #define CISTPL_CONFIG_CB 0x04 #define CISTPL_CFTABLE_ENTRY_CB 0x05 #define CISTPL_LONGLINK_MFC 0x06 #define CISTPL_BAR 0x07 #define CISTPL_PWR_MGMNT 0x08 #define CISTPL_EXTDEVICE 0x09 #define CISTPL_CHECKSUM 0x10 #define CISTPL_LONGLINK_A 0x11 #define CISTPL_LONGLINK_C 0x12 #define CISTPL_LINKTARGET 0x13 #define CISTPL_NO_LINK 0x14 #define CISTPL_VERS_1 0x15 #define CISTPL_ALTSTR 0x16 #define CISTPL_DEVICE_A 0x17 #define CISTPL_JEDEC_C 0x18 #define CISTPL_JEDEC_A 0x19 #define CISTPL_CONFIG 0x1a #define CISTPL_CFTABLE_ENTRY 0x1b #define CISTPL_DEVICE_OC 0x1c #define CISTPL_DEVICE_OA 0x1d #define CISTPL_DEVICE_GEO 0x1e #define CISTPL_DEVICE_GEO_A 0x1f #define CISTPL_MANFID 0x20 #define CISTPL_FUNCID 0x21 #define CISTPL_FUNCE 0x22 #define CISTPL_SWIL 0x23 #define CISTPL_END 0xff /* * CIS Function ID codes */ #define CISTPL_FUNCID_MULTI 0x00 #define CISTPL_FUNCID_MEMORY 0x01 #define CISTPL_FUNCID_SERIAL 0x02 #define CISTPL_FUNCID_PARALLEL 0x03 #define CISTPL_FUNCID_FIXED 0x04 #define CISTPL_FUNCID_VIDEO 0x05 #define CISTPL_FUNCID_NETWORK 0x06 #define CISTPL_FUNCID_AIMS 0x07 #define CISTPL_FUNCID_SCSI 0x08 /* * Fixed Disk FUNCE codes */ #define CISTPL_IDE_INTERFACE 0x01 #define CISTPL_FUNCE_IDE_IFACE 0x01 #define CISTPL_FUNCE_IDE_MASTER 0x02 #define CISTPL_FUNCE_IDE_SLAVE 0x03 /* First feature byte */ #define CISTPL_IDE_SILICON 0x04 #define CISTPL_IDE_UNIQUE 0x08 #define CISTPL_IDE_DUAL 0x10 /* Second feature byte */ #define CISTPL_IDE_HAS_SLEEP 0x01 #define CISTPL_IDE_HAS_STANDBY 0x02 #define CISTPL_IDE_HAS_IDLE 0x04 #define CISTPL_IDE_LOW_POWER 0x08 #define CISTPL_IDE_REG_INHIBIT 0x10 #define CISTPL_IDE_HAS_INDEX 0x20 #define CISTPL_IDE_IOIS16 0x40 |
068b60a0e cpu/ rtc/ include... |
281 |
#endif |
affae2bff Initial revision |
282 |
|
9d4079955 Major PCMCIA Clea... |
283 284 285 286 |
#ifdef CONFIG_8xx extern u_int *pcmcia_pgcrx[]; #define PCMCIA_PGCRX(slot) (*pcmcia_pgcrx[slot]) #endif |
c1ff6d887 PXA: Remove PXA P... |
287 |
#if defined(CONFIG_CMD_IDE) && defined(CONFIG_IDE_8xx_PCCARD) |
9d4079955 Major PCMCIA Clea... |
288 289 |
extern int check_ide_device(int slot); #endif |
affae2bff Initial revision |
290 |
#endif /* _PCMCIA_H */ |