Blame view

drivers/power/ftpmu010.c 2.19 KB
f8ea15f76   Macpaul Lin   ftpmu010: support...
1
2
3
4
5
6
7
8
  /*
   * (C) Copyright 2009 Faraday Technology
   * Po-Yu Chuang <ratbert@faraday-tech.com>
   *
   * Copyright (C) 2010 Andes Technology Corporation
   * Shawn Lin, Andes Technology Corporation <nobuhiro@andestech.com>
   * Macpaul Lin, Andes Technology Corporation <macpaul@andestech.com>
   *
1a4596601   Wolfgang Denk   Add GPL-2.0+ SPDX...
9
   * SPDX-License-Identifier:	GPL-2.0+
f8ea15f76   Macpaul Lin   ftpmu010: support...
10
11
12
13
   */
  
  #include <common.h>
  #include <asm/io.h>
d6150db2d   Po-Yu Chuang   power: ftpmu010: ...
14
  #include <faraday/ftpmu010.h>
f8ea15f76   Macpaul Lin   ftpmu010: support...
15

caddb8e41   Macpaul Lin   ftpmu010: fix rel...
16
  /* OSCC: OSC Control Register */
f8ea15f76   Macpaul Lin   ftpmu010: support...
17
18
  void ftpmu010_32768osc_enable(void)
  {
caddb8e41   Macpaul Lin   ftpmu010: fix rel...
19
  	static struct ftpmu010 *pmu = (struct ftpmu010 *)CONFIG_FTPMU010_BASE;
f8ea15f76   Macpaul Lin   ftpmu010: support...
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
  	unsigned int oscc;
  
  	/* enable the 32768Hz oscillator */
  	oscc = readl(&pmu->OSCC);
  	oscc &= ~(FTPMU010_OSCC_OSCL_OFF | FTPMU010_OSCC_OSCL_TRI);
  	writel(oscc, &pmu->OSCC);
  
  	/* wait until ready */
  	while (!(readl(&pmu->OSCC) & FTPMU010_OSCC_OSCL_STABLE))
  		;
  
  	/* select 32768Hz oscillator */
  	oscc = readl(&pmu->OSCC);
  	oscc |= FTPMU010_OSCC_OSCL_RTCLSEL;
  	writel(oscc, &pmu->OSCC);
  }
caddb8e41   Macpaul Lin   ftpmu010: fix rel...
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
  /* MFPSR: Multi-Function Port Setting Register */
  void ftpmu010_mfpsr_select_dev(unsigned int dev)
  {
  	static struct ftpmu010 *pmu = (struct ftpmu010 *)CONFIG_FTPMU010_BASE;
  	unsigned int mfpsr;
  
  	mfpsr = readl(&pmu->MFPSR);
  	mfpsr |= dev;
  	writel(mfpsr, &pmu->MFPSR);
  }
  
  void ftpmu010_mfpsr_diselect_dev(unsigned int dev)
  {
  	static struct ftpmu010 *pmu = (struct ftpmu010 *)CONFIG_FTPMU010_BASE;
  	unsigned int mfpsr;
  
  	mfpsr = readl(&pmu->MFPSR);
  	mfpsr &= ~dev;
  	writel(mfpsr, &pmu->MFPSR);
  }
  
  /* PDLLCR0: PLL/DLL Control Register 0 */
f8ea15f76   Macpaul Lin   ftpmu010: support...
58
59
  void ftpmu010_dlldis_disable(void)
  {
caddb8e41   Macpaul Lin   ftpmu010: fix rel...
60
  	static struct ftpmu010 *pmu = (struct ftpmu010 *)CONFIG_FTPMU010_BASE;
f8ea15f76   Macpaul Lin   ftpmu010: support...
61
62
63
64
65
66
67
68
69
  	unsigned int pdllcr0;
  
  	pdllcr0 = readl(&pmu->PDLLCR0);
  	pdllcr0 |= FTPMU010_PDLLCR0_DLLDIS;
  	writel(pdllcr0, &pmu->PDLLCR0);
  }
  
  void ftpmu010_sdram_clk_disable(unsigned int cr0)
  {
caddb8e41   Macpaul Lin   ftpmu010: fix rel...
70
  	static struct ftpmu010 *pmu = (struct ftpmu010 *)CONFIG_FTPMU010_BASE;
f8ea15f76   Macpaul Lin   ftpmu010: support...
71
72
73
74
75
76
  	unsigned int pdllcr0;
  
  	pdllcr0 = readl(&pmu->PDLLCR0);
  	pdllcr0 |= FTPMU010_PDLLCR0_HCLKOUTDIS(cr0);
  	writel(pdllcr0, &pmu->PDLLCR0);
  }
caddb8e41   Macpaul Lin   ftpmu010: fix rel...
77
78
79
80
81
82
83
84
85
86
87
  
  /* SDRAMHTC: SDRAM Signal Hold Time Control */
  void ftpmu010_sdramhtc_set(unsigned int val)
  {
  	static struct ftpmu010 *pmu = (struct ftpmu010 *)CONFIG_FTPMU010_BASE;
  	unsigned int sdramhtc;
  
  	sdramhtc = readl(&pmu->SDRAMHTC);
  	sdramhtc |= val;
  	writel(sdramhtc, &pmu->SDRAMHTC);
  }