Blame view
board/atc/atc.c
14.4 KB
7aa786147 * Add support for... |
1 2 3 4 |
/* * (C) Copyright 2001 * Wolfgang Denk, DENX Software Engineering, wd@denx.de. * |
1a4596601 Add GPL-2.0+ SPDX... |
5 |
* SPDX-License-Identifier: GPL-2.0+ |
7aa786147 * Add support for... |
6 7 8 9 10 |
*/ #include <common.h> #include <ioports.h> #include <mpc8260.h> |
66fd3d1ce Add support for C... |
11 |
#include <pci.h> |
7aa786147 * Add support for... |
12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 |
/* * I/O Port configuration table * * if conf is 1, then that port pin will be configured at boot time * according to the five values podr/pdir/ppar/psor/pdat for that entry */ const iop_conf_t iop_conf_tab[4][32] = { /* Port A configuration */ { /* conf ppar psor pdir podr pdat */ /* PA31 */ { 1, 1, 1, 0, 0, 0 }, /* FCC1 MII COL */ /* PA30 */ { 1, 1, 1, 0, 0, 0 }, /* FCC1 MII CRS */ /* PA29 */ { 1, 1, 1, 1, 0, 0 }, /* FCC1 MII TX_ER */ /* PA28 */ { 1, 1, 1, 1, 0, 0 }, /* FCC1 MII TX_EN */ /* PA27 */ { 1, 1, 1, 0, 0, 0 }, /* FCC1 MII RX_DV */ /* PA26 */ { 1, 1, 1, 0, 0, 0 }, /* FCC1 MII RX_ER */ /* PA25 */ { 1, 0, 0, 1, 0, 0 }, /* FCC2 MII MDIO */ /* PA24 */ { 1, 0, 0, 1, 0, 0 }, /* FCC2 MII MDC */ /* PA23 */ { 1, 0, 0, 1, 0, 0 }, /* FCC1 MII MDIO */ /* PA22 */ { 1, 0, 0, 1, 0, 0 }, /* FCC1 MII MDC */ /* PA21 */ { 1, 1, 0, 1, 0, 0 }, /* FCC1 MII TxD[3] */ /* PA20 */ { 1, 1, 0, 1, 0, 0 }, /* FCC1 MII TxD[2] */ /* PA19 */ { 1, 1, 0, 1, 0, 0 }, /* FCC1 MII TxD[1] */ /* PA18 */ { 1, 1, 0, 1, 0, 0 }, /* FCC1 MII TxD[0] */ /* PA17 */ { 1, 1, 0, 0, 0, 0 }, /* FCC1 MII RxD[0] */ /* PA16 */ { 1, 1, 0, 0, 0, 0 }, /* FCC1 MII RxD[1] */ /* PA15 */ { 1, 1, 0, 0, 0, 0 }, /* FCC1 MII RxD[2] */ /* PA14 */ { 1, 1, 0, 0, 0, 0 }, /* FCC1 MII RxD[3] */ /* PA13 */ { 1, 0, 0, 1, 0, 0 }, /* FCC2 MII TXSL1 */ /* PA12 */ { 1, 0, 0, 1, 0, 1 }, /* FCC2 MII TXSL0 */ /* PA11 */ { 1, 0, 0, 1, 0, 0 }, /* FCC1 MII TXSL1 */ /* PA10 */ { 1, 0, 0, 1, 0, 1 }, /* FCC1 MII TXSL0 */ #if 1 /* PA9 */ { 0, 1, 0, 1, 0, 0 }, /* SMC2 TXD */ /* PA8 */ { 0, 1, 0, 0, 0, 0 }, /* SMC2 RXD */ #else /* PA9 */ { 1, 1, 0, 1, 0, 0 }, /* SMC2 TXD */ /* PA8 */ { 1, 1, 0, 0, 0, 0 }, /* SMC2 RXD */ #endif /* PA7 */ { 0, 0, 0, 0, 0, 0 }, /* PA7 */ /* PA6 */ { 1, 0, 0, 1, 0, 1 }, /* FCC2 MII PAUSE */ /* PA5 */ { 1, 0, 0, 1, 0, 1 }, /* FCC1 MII PAUSE */ /* PA4 */ { 1, 0, 0, 1, 0, 0 }, /* FCC2 MII PWRDN */ /* PA3 */ { 1, 0, 0, 1, 0, 0 }, /* FCC1 MII PWRDN */ /* PA2 */ { 0, 0, 0, 0, 0, 0 }, /* PA2 */ /* PA1 */ { 1, 0, 0, 0, 0, 0 }, /* FCC2 MII MDINT */ /* PA0 */ { 1, 0, 0, 1, 0, 0 } /* FCC1 MII MDINT */ }, /* Port B configuration */ { /* conf ppar psor pdir podr pdat */ /* PB31 */ { 1, 1, 0, 1, 0, 0 }, /* FCC2 MII TX_ER */ /* PB30 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RX_DV */ /* PB29 */ { 1, 1, 1, 1, 0, 0 }, /* FCC2 MII TX_EN */ /* PB28 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RX_ER */ /* PB27 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII COL */ /* PB26 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII CRS */ /* PB25 */ { 1, 1, 0, 1, 0, 0 }, /* FCC2 MII TxD[3] */ /* PB24 */ { 1, 1, 0, 1, 0, 0 }, /* FCC2 MII TxD[2] */ /* PB23 */ { 1, 1, 0, 1, 0, 0 }, /* FCC2 MII TxD[1] */ /* PB22 */ { 1, 1, 0, 1, 0, 0 }, /* FCC2 MII TxD[0] */ /* PB21 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RxD[0] */ /* PB20 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RxD[1] */ /* PB19 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RxD[2] */ /* PB18 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RxD[3] */ |
a57a496f4 * Patch by Xiao X... |
79 80 81 82 83 84 85 86 87 88 89 90 91 92 |
/* PB17 */ { 1, 1, 0, 0, 0, 0 }, /* FCC3 MII RX_DV */ /* PB16 */ { 1, 1, 0, 0, 0, 0 }, /* FCC3 MII RX_ER */ /* PB15 */ { 1, 1, 0, 1, 0, 0 }, /* FCC3 MII TX_ER */ /* PB14 */ { 1, 1, 0, 1, 0, 0 }, /* FCC3 MII TX_EN */ /* PB13 */ { 1, 1, 0, 0, 0, 0 }, /* FCC3 MII COL */ /* PB12 */ { 1, 1, 0, 0, 0, 0 }, /* FCC3 MII CRS */ /* PB11 */ { 1, 1, 0, 0, 0, 0 }, /* FCC3 MII RxD */ /* PB10 */ { 1, 1, 0, 0, 0, 0 }, /* FCC3 MII RxD */ /* PB9 */ { 1, 1, 0, 0, 0, 0 }, /* FCC3 MII RxD */ /* PB8 */ { 1, 1, 0, 0, 0, 0 }, /* FCC3 MII RxD */ /* PB7 */ { 1, 1, 0, 1, 0, 0 }, /* FCC3 MII TxD */ /* PB6 */ { 1, 1, 0, 1, 0, 0 }, /* FCC3 MII TxD */ /* PB5 */ { 1, 1, 0, 1, 0, 0 }, /* FCC3 MII TxD */ /* PB4 */ { 1, 1, 0, 1, 0, 0 }, /* FCC3 MII TxD */ |
7aa786147 * Add support for... |
93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 |
/* PB3 */ { 0, 0, 0, 0, 0, 0 }, /* PB3 */ /* PB2 */ { 0, 0, 0, 0, 0, 0 }, /* PB2 */ /* PB1 */ { 0, 0, 0, 0, 0, 0 }, /* PB1 */ /* PB0 */ { 0, 0, 0, 0, 0, 0 } /* PB0 */ }, /* Port C */ { /* conf ppar psor pdir podr pdat */ /* PC31 */ { 0, 0, 0, 0, 0, 0 }, /* PC31 */ /* PC30 */ { 0, 0, 0, 0, 0, 0 }, /* PC30 */ /* PC29 */ { 1, 0, 0, 0, 0, 0 }, /* SCC1 CTS */ /* PC28 */ { 1, 0, 0, 0, 0, 0 }, /* SCC2 CTS */ /* PC27 */ { 0, 0, 0, 0, 0, 0 }, /* PC27 */ /* PC26 */ { 0, 0, 0, 0, 0, 0 }, /* PC26 */ /* PC25 */ { 0, 0, 0, 0, 0, 0 }, /* PC25 */ /* PC24 */ { 0, 0, 0, 0, 0, 0 }, /* PC24 */ /* PC23 */ { 0, 0, 0, 0, 0, 0 }, /* FDC37C78 DACFD */ /* PC22 */ { 0, 0, 0, 0, 0, 0 }, /* FDC37C78 DNFD */ /* PC21 */ { 1, 1, 0, 0, 0, 0 }, /* FCC1 MII RX_CLK */ /* PC20 */ { 1, 1, 0, 0, 0, 0 }, /* FCC1 MII TX_CLK */ /* PC19 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RX_CLK */ /* PC18 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII TX_CLK */ |
a57a496f4 * Patch by Xiao X... |
115 116 |
/* PC17 */ { 1, 1, 0, 0, 0, 0 }, /* FCC3 MII RX_CLK */ /* PC16 */ { 1, 1, 0, 0, 0, 0 }, /* FCC3 MII TX_CLK */ |
7aa786147 * Add support for... |
117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 |
#if 0 /* PC15 */ { 0, 0, 0, 0, 0, 0 }, /* PC15 */ #else /* PC15 */ { 1, 1, 0, 1, 0, 0 }, /* PC15 */ #endif /* PC14 */ { 0, 0, 0, 0, 0, 0 }, /* PC14 */ /* PC13 */ { 0, 0, 0, 0, 0, 0 }, /* PC13 */ /* PC12 */ { 0, 0, 0, 0, 0, 0 }, /* PC12 */ /* PC11 */ { 0, 0, 0, 0, 0, 0 }, /* PC11 */ /* PC10 */ { 0, 0, 0, 0, 0, 0 }, /* PC10 */ /* PC9 */ { 0, 0, 0, 0, 0, 0 }, /* FC9 */ /* PC8 */ { 0, 0, 0, 0, 0, 0 }, /* PC8 */ /* PC7 */ { 0, 0, 0, 0, 0, 0 }, /* PC7 */ /* PC6 */ { 0, 0, 0, 0, 0, 0 }, /* PC6 */ /* PC5 */ { 0, 0, 0, 0, 0, 0 }, /* PC5 */ /* PC4 */ { 0, 0, 0, 0, 0, 0 }, /* PC4 */ /* PC3 */ { 0, 0, 0, 0, 0, 0 }, /* PC3 */ /* PC2 */ { 0, 0, 0, 0, 0, 0 }, /* PC2 */ /* PC1 */ { 0, 0, 0, 0, 0, 0 }, /* PC1 */ /* PC0 */ { 0, 0, 0, 0, 0, 0 }, /* FDC37C78 DRQFD */ }, /* Port D */ { /* conf ppar psor pdir podr pdat */ /* PD31 */ { 1, 1, 0, 0, 0, 0 }, /* SCC1 RXD */ /* PD30 */ { 1, 1, 1, 1, 0, 0 }, /* SCC1 TXD */ /* PD29 */ { 1, 0, 0, 1, 0, 0 }, /* SCC1 RTS */ /* PD28 */ { 1, 1, 0, 0, 0, 0 }, /* SCC2 RXD */ /* PD27 */ { 1, 1, 0, 1, 0, 0 }, /* SCC2 TXD */ /* PD26 */ { 1, 0, 0, 1, 0, 0 }, /* SCC2 RTS */ /* PD25 */ { 0, 0, 0, 0, 0, 0 }, /* PD25 */ /* PD24 */ { 0, 0, 0, 0, 0, 0 }, /* PD24 */ /* PD23 */ { 0, 0, 0, 0, 0, 0 }, /* PD23 */ /* PD22 */ { 0, 0, 0, 0, 0, 0 }, /* PD22 */ /* PD21 */ { 0, 0, 0, 0, 0, 0 }, /* PD21 */ /* PD20 */ { 0, 0, 0, 0, 0, 0 }, /* PD20 */ /* PD19 */ { 0, 0, 0, 0, 0, 0 }, /* PD19 */ /* PD18 */ { 0, 0, 0, 0, 0, 0 }, /* PD18 */ /* PD17 */ { 0, 0, 0, 0, 0, 0 }, /* PD17 */ /* PD16 */ { 0, 0, 0, 0, 0, 0 }, /* PD16 */ |
ea818dbbc i2c, soft-i2c: sw... |
157 |
#if defined(CONFIG_SYS_I2C_SOFT) |
7aa786147 * Add support for... |
158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 |
/* PD15 */ { 1, 0, 0, 1, 1, 1 }, /* I2C SDA */ /* PD14 */ { 1, 0, 0, 1, 1, 1 }, /* I2C SCL */ #else #if defined(CONFIG_HARD_I2C) /* PD15 */ { 1, 1, 1, 0, 1, 0 }, /* I2C SDA */ /* PD14 */ { 1, 1, 1, 0, 1, 0 }, /* I2C SCL */ #else /* normal I/O port pins */ /* PD15 */ { 1, 1, 1, 0, 1, 0 }, /* I2C SDA */ /* PD14 */ { 1, 1, 1, 0, 1, 0 }, /* I2C SCL */ #endif #endif /* PD13 */ { 0, 0, 0, 0, 0, 0 }, /* PD13 */ /* PD12 */ { 0, 0, 0, 0, 0, 0 }, /* PD12 */ /* PD11 */ { 0, 0, 0, 0, 0, 0 }, /* PD11 */ /* PD10 */ { 0, 0, 0, 0, 0, 0 }, /* PD10 */ /* PD9 */ { 1, 1, 0, 1, 0, 0 }, /* SMC1 TXD */ /* PD8 */ { 1, 1, 0, 0, 0, 0 }, /* SMC1 RXD */ /* PD7 */ { 0, 0, 0, 0, 0, 0 }, /* PD7 */ /* PD6 */ { 0, 0, 0, 0, 0, 0 }, /* PD6 */ /* PD5 */ { 0, 0, 0, 0, 0, 0 }, /* PD5 */ #if 0 /* PD4 */ { 0, 0, 0, 0, 0, 0 }, /* PD4 */ #else /* PD4 */ { 1, 1, 1, 0, 0, 0 }, /* PD4 */ #endif /* PD3 */ { 0, 0, 0, 0, 0, 0 }, /* PD3 */ /* PD2 */ { 0, 0, 0, 0, 0, 0 }, /* PD2 */ /* PD1 */ { 0, 0, 0, 0, 0, 0 }, /* PD1 */ /* PD0 */ { 0, 0, 0, 0, 0, 0 } /* PD0 */ } }; |
15ef8a5d1 Add support for D... |
189 190 191 192 |
/* * UPMB initialization table */ #define _NOT_USED_ 0xFFFFFFFF |
8bde7f776 * Code cleanup: |
193 |
|
15ef8a5d1 Add support for D... |
194 195 196 197 198 |
static const uint rtc_table[] = { /* * Single Read. (Offset 0 in UPMA RAM) */ |
8bde7f776 * Code cleanup: |
199 200 |
0xfffec00, 0xfffac00, 0xfff2d00, 0xfef2800, 0xfaf2080, 0xfaf2080, 0xfff2400, 0x1fff6c05, /* last */ |
15ef8a5d1 Add support for D... |
201 202 203 204 205 206 207 208 209 210 |
/* * Burst Read. (Offset 8 in UPMA RAM) */ _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, /* * Single Write. (Offset 18 in UPMA RAM) */ |
8bde7f776 * Code cleanup: |
211 |
0xfffec00, 0xfffac00, 0xfff2d00, 0xfef2800, |
15ef8a5d1 Add support for D... |
212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 |
0xfaf2080, 0xfaf2080, 0xfaf2400, 0x1fbf6c05, /* last */ /* * Burst Write. (Offset 20 in UPMA RAM) */ _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, /* * Refresh (Offset 30 in UPMA RAM) */ _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, /* * Exception. (Offset 3c in UPMA RAM) */ _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_, |
8bde7f776 * Code cleanup: |
230 |
}; |
7aa786147 * Add support for... |
231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 |
/* ------------------------------------------------------------------------- */ /* Check Board Identity: */ int checkboard (void) { printf ("Board: ATC "); return 0; } /* ------------------------------------------------------------------------- */ /* Try SDRAM initialization with P/LSDMR=sdmr and ORx=orx * * This routine performs standard 8260 initialization sequence * and calculates the available memory size. It may be called * several times to try different SDRAM configurations on both * 60x and local buses. */ static long int try_init (volatile memctl8260_t * memctl, ulong sdmr, ulong orx, volatile uchar * base) { volatile uchar c = 0xff; |
7aa786147 * Add support for... |
255 256 |
volatile uint *sdmr_ptr; volatile uint *orx_ptr; |
c83bf6a2d Add a common get_... |
257 |
ulong maxsize, size; |
7aa786147 * Add support for... |
258 |
int i; |
7aa786147 * Add support for... |
259 260 261 262 263 264 265 |
/* We must be able to test a location outsize the maximum legal size * to find out THAT we are outside; but this address still has to be * mapped by the controller. That means, that the initial mapping has * to be (at least) twice as large as the maximum expected size. */ maxsize = (1 + (~orx | 0x7fff)) / 2; |
6d0f6bcf3 rename CFG_ macro... |
266 |
/* Since CONFIG_SYS_SDRAM_BASE is always 0 (??), we assume that |
7aa786147 * Add support for... |
267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 |
* we are configuring CS1 if base != 0 */ sdmr_ptr = &memctl->memc_psdmr; orx_ptr = &memctl->memc_or2; *orx_ptr = orx; /* * Quote from 8260 UM (10.4.2 SDRAM Power-On Initialization, 10-35): * * "At system reset, initialization software must set up the * programmable parameters in the memory controller banks registers * (ORx, BRx, P/LSDMR). After all memory parameters are configured, * system software should execute the following initialization sequence * for each SDRAM device. * * 1. Issue a PRECHARGE-ALL-BANKS command * 2. Issue eight CBR REFRESH commands * 3. Issue a MODE-SET command to initialize the mode register * * The initial commands are executed by setting P/LSDMR[OP] and * accessing the SDRAM with a single-byte transaction." * * The appropriate BRx/ORx registers have already been set when we |
6d0f6bcf3 rename CFG_ macro... |
291 |
* get here. The SDRAM can be accessed at the address CONFIG_SYS_SDRAM_BASE. |
7aa786147 * Add support for... |
292 293 294 295 296 297 298 299 300 301 |
*/ *sdmr_ptr = sdmr | PSDMR_OP_PREA; *base = c; *sdmr_ptr = sdmr | PSDMR_OP_CBRR; for (i = 0; i < 8; i++) *base = c; *sdmr_ptr = sdmr | PSDMR_OP_MRW; |
6d0f6bcf3 rename CFG_ macro... |
302 |
*(base + CONFIG_SYS_MRS_OFFS) = c; /* setting MR on address lines */ |
7aa786147 * Add support for... |
303 304 305 |
*sdmr_ptr = sdmr | PSDMR_OP_NORM | PSDMR_RFEN; *base = c; |
c83bf6a2d Add a common get_... |
306 |
size = get_ram_size((long *)base, maxsize); |
7aa786147 * Add support for... |
307 |
|
c83bf6a2d Add a common get_... |
308 |
*orx_ptr = orx | ~(size - 1); |
7aa786147 * Add support for... |
309 |
|
c83bf6a2d Add a common get_... |
310 |
return (size); |
7aa786147 * Add support for... |
311 |
} |
15ef8a5d1 Add support for D... |
312 313 |
int misc_init_r(void) { |
6d0f6bcf3 rename CFG_ macro... |
314 |
volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR; |
15ef8a5d1 Add support for D... |
315 |
volatile memctl8260_t *memctl = &immap->im_memctl; |
8bde7f776 * Code cleanup: |
316 |
|
15ef8a5d1 Add support for D... |
317 |
upmconfig(UPMA, (uint *)rtc_table, sizeof(rtc_table) / sizeof(uint)); |
8bde7f776 * Code cleanup: |
318 |
memctl->memc_mamr = MxMR_RLFx_6X | MxMR_WLFx_6X | MxMR_OP_NORM; |
15ef8a5d1 Add support for D... |
319 320 321 |
return (0); } |
8bde7f776 * Code cleanup: |
322 |
|
9973e3c61 Change initdram()... |
323 |
phys_size_t initdram (int board_type) |
7aa786147 * Add support for... |
324 |
{ |
6d0f6bcf3 rename CFG_ macro... |
325 |
volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR; |
7aa786147 * Add support for... |
326 |
volatile memctl8260_t *memctl = &immap->im_memctl; |
6d0f6bcf3 rename CFG_ macro... |
327 |
#ifndef CONFIG_SYS_RAMBOOT |
7aa786147 * Add support for... |
328 329 330 331 332 |
ulong size8, size9; #endif long psize; psize = 8 * 1024 * 1024; |
6d0f6bcf3 rename CFG_ macro... |
333 334 |
memctl->memc_mptpr = CONFIG_SYS_MPTPR; memctl->memc_psrt = CONFIG_SYS_PSRT; |
7aa786147 * Add support for... |
335 |
|
6d0f6bcf3 rename CFG_ macro... |
336 |
#ifndef CONFIG_SYS_RAMBOOT |
7aa786147 * Add support for... |
337 338 |
/* 60x SDRAM setup: */ |
6d0f6bcf3 rename CFG_ macro... |
339 340 341 342 |
size8 = try_init (memctl, CONFIG_SYS_PSDMR_8COL, CONFIG_SYS_OR2_8COL, (uchar *) CONFIG_SYS_SDRAM_BASE); size9 = try_init (memctl, CONFIG_SYS_PSDMR_9COL, CONFIG_SYS_OR2_9COL, (uchar *) CONFIG_SYS_SDRAM_BASE); |
7aa786147 * Add support for... |
343 344 345 346 347 |
if (size8 < size9) { psize = size9; printf ("(60x:9COL) "); } else { |
6d0f6bcf3 rename CFG_ macro... |
348 349 |
psize = try_init (memctl, CONFIG_SYS_PSDMR_8COL, CONFIG_SYS_OR2_8COL, (uchar *) CONFIG_SYS_SDRAM_BASE); |
7aa786147 * Add support for... |
350 351 |
printf ("(60x:8COL) "); } |
6d0f6bcf3 rename CFG_ macro... |
352 |
#endif /* CONFIG_SYS_RAMBOOT */ |
7aa786147 * Add support for... |
353 354 355 356 357 |
icache_enable (); return (psize); } |
fcec2eb93 board/[A-Za-c]*: ... |
358 |
#if defined(CONFIG_CMD_DOC) |
7aa786147 * Add support for... |
359 360 |
void doc_init (void) { |
6d0f6bcf3 rename CFG_ macro... |
361 |
doc_probe (CONFIG_SYS_DOC_BASE); |
7aa786147 * Add support for... |
362 363 |
} #endif |
66fd3d1ce Add support for C... |
364 365 366 367 368 369 370 371 372 373 374 |
#ifdef CONFIG_PCI struct pci_controller hose; extern void pci_mpc8250_init(struct pci_controller *); void pci_init_board(void) { pci_mpc8250_init(&hose); } #endif |