Blame view
include/configs/ms7722se.h
3.66 KB
6c0bbdccd
|
1 2 3 4 5 |
/* * Configuation settings for the Hitachi Solution Engine 7722 * * Copyright (C) 2007 Nobuhiro Iwamatsu <iwamatsu@nigauri.org> * |
1a4596601
|
6 |
* SPDX-License-Identifier: GPL-2.0+ |
6c0bbdccd
|
7 8 9 10 |
*/ #ifndef __MS7722SE_H #define __MS7722SE_H |
6c0bbdccd
|
11 |
#define CONFIG_CPU_SH7722 1 |
6c0bbdccd
|
12 |
|
18a40e847
|
13 |
#define CONFIG_DISPLAY_BOARDINFO |
6c0bbdccd
|
14 15 16 |
#undef CONFIG_SHOW_BOOT_PROGRESS /* SMC9111 */ |
7194ab809
|
17 |
#define CONFIG_SMC91111 |
6c0bbdccd
|
18 19 20 21 22 |
#define CONFIG_SMC91111_BASE (0xB8000000) /* MEMORY */ #define MS7722SE_SDRAM_BASE (0x8C000000) #define MS7722SE_FLASH_BASE_1 (0xA0000000) |
6c0bbdccd
|
23 |
#define MS7722SE_FLASH_BANK_SIZE (8*1024 * 1024) |
6d0f6bcf3
|
24 |
#define CONFIG_SYS_PBSIZE 256 /* Buffer size for Console output */ |
6d0f6bcf3
|
25 |
#define CONFIG_SYS_BAUDRATE_TABLE { 115200 } /* List of legal baudrate settings for this board */ |
6c0bbdccd
|
26 27 |
/* SCIF */ |
6c0bbdccd
|
28 |
#define CONFIG_CONS_SCIF0 1 |
6c0bbdccd
|
29 |
|
6d0f6bcf3
|
30 31 |
#define CONFIG_SYS_MEMTEST_START (MS7722SE_SDRAM_BASE) #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024)) |
6c0bbdccd
|
32 |
|
6d0f6bcf3
|
33 34 |
#undef CONFIG_SYS_ALT_MEMTEST /* Enable alternate, more extensive, memory test */ #undef CONFIG_SYS_MEMTEST_SCRATCH /* Scratch address used by the alternate memory test */ |
6c0bbdccd
|
35 |
|
6d0f6bcf3
|
36 |
#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* Enable temporary baudrate change while serial download */ |
6c0bbdccd
|
37 |
|
6d0f6bcf3
|
38 39 |
#define CONFIG_SYS_SDRAM_BASE (MS7722SE_SDRAM_BASE) #define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024) /* maybe more, but if so u-boot doesn't know about it... */ |
6c0bbdccd
|
40 |
|
6d0f6bcf3
|
41 |
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024) /* default load address for scripts ?!? */ |
6c0bbdccd
|
42 |
|
6d0f6bcf3
|
43 |
#define CONFIG_SYS_MONITOR_BASE (MS7722SE_FLASH_BASE_1) /* Address of u-boot image |
53677ef18
|
44 |
in Flash (NOT run time address in SDRAM) ?!? */ |
6d0f6bcf3
|
45 46 |
#define CONFIG_SYS_MONITOR_LEN (128 * 1024) /* */ #define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Size of DRAM reserved for malloc() use */ |
6d0f6bcf3
|
47 |
#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024) |
6c0bbdccd
|
48 49 |
/* FLASH */ |
6d0f6bcf3
|
50 |
#define CONFIG_SYS_FLASH_CFI |
00b1883a4
|
51 |
#define CONFIG_FLASH_CFI_DRIVER |
6d0f6bcf3
|
52 53 |
#undef CONFIG_SYS_FLASH_QUIET_TEST #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ |
6c0bbdccd
|
54 |
|
6d0f6bcf3
|
55 |
#define CONFIG_SYS_FLASH_BASE (MS7722SE_FLASH_BASE_1) /* Physical start address of Flash memory */ |
6c0bbdccd
|
56 |
|
6d0f6bcf3
|
57 |
#define CONFIG_SYS_MAX_FLASH_SECT 150 /* Max number of sectors on each |
53677ef18
|
58 |
Flash chip */ |
6c0bbdccd
|
59 60 |
/* if you use all NOR Flash , you change dip-switch. Please see MS7722SE01 Manual. */ |
6d0f6bcf3
|
61 62 63 |
#define CONFIG_SYS_MAX_FLASH_BANKS 2 #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE + (0 * MS7722SE_FLASH_BANK_SIZE), \ CONFIG_SYS_FLASH_BASE + (1 * MS7722SE_FLASH_BANK_SIZE), \ |
6c0bbdccd
|
64 |
} |
6d0f6bcf3
|
65 66 67 68 |
#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000) /* Timeout for Flash erase operations (in ms) */ #define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000) /* Timeout for Flash write operations (in ms) */ #define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000) /* Timeout for Flash set sector lock bit operations (in ms) */ #define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000) /* Timeout for Flash clear lock bit operations (in ms) */ |
6c0bbdccd
|
69 |
|
6d0f6bcf3
|
70 |
#undef CONFIG_SYS_FLASH_PROTECTION /* Use hardware flash sectors protection instead of U-Boot software protection */ |
6c0bbdccd
|
71 |
|
6d0f6bcf3
|
72 |
#undef CONFIG_SYS_DIRECT_FLASH_TFTP |
6c0bbdccd
|
73 |
|
6c0bbdccd
|
74 |
#define CONFIG_ENV_OVERWRITE 1 |
0e8d15866
|
75 76 |
#define CONFIG_ENV_SECT_SIZE (8 * 1024) #define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE) |
6d0f6bcf3
|
77 78 |
#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + (1 * CONFIG_ENV_SECT_SIZE)) #define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE) /* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */ |
0e8d15866
|
79 |
#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE) |
6d0f6bcf3
|
80 |
#define CONFIG_ENV_ADDR_REDUND (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE)) |
6c0bbdccd
|
81 82 83 |
/* Board Clock */ #define CONFIG_SYS_CLK_FREQ 33333333 |
684a501e8
|
84 85 |
#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ #define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ |
be45c6325
|
86 |
#define CONFIG_SYS_TMU_CLK_DIV (4) /* 4 (default), 16, 64, 256 or 1024 */ |
6c0bbdccd
|
87 88 |
#endif /* __MS7722SE_H */ |