ddr.h
1.46 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
/*
* Copyright 2013 Freescale Semiconductor, Inc.
*
* SPDX-License-Identifier: GPL-2.0+
*/
#ifndef __DDR_H__
#define __DDR_H__
struct board_specific_parameters {
u32 n_ranks;
u32 datarate_mhz_high;
u32 rank_gb;
u32 clk_adjust;
u32 wrlvl_start;
u32 wrlvl_ctl_2;
u32 wrlvl_ctl_3;
};
/*
* These tables contain all valid speeds we want to override with board
* specific parameters. datarate_mhz_high values need to be in ascending order
* for each n_ranks group.
*/
static const struct board_specific_parameters udimm0[] = {
/*
* memory controller 0
* num| hi| rank| clk| wrlvl | wrlvl
* ranks| mhz| GB |adjst| start | ctl2
*/
#ifdef CONFIG_SYS_FSL_DDR4
{2, 1600, 4, 8, 6, 0x07090A0c, 0x0e0f100a},
#elif defined(CONFIG_SYS_FSL_DDR3)
{2, 833, 4, 8, 6, 0x06060607, 0x08080807},
{2, 833, 0, 8, 6, 0x06060607, 0x08080807},
{2, 1350, 4, 8, 7, 0x0708080A, 0x0A0B0C09},
{2, 1350, 0, 8, 7, 0x0708080A, 0x0A0B0C09},
{2, 1666, 4, 8, 7, 0x0808090B, 0x0C0D0E0A},
{2, 1666, 0, 8, 7, 0x0808090B, 0x0C0D0E0A},
{1, 833, 4, 8, 6, 0x06060607, 0x08080807},
{1, 833, 0, 8, 6, 0x06060607, 0x08080807},
{1, 1350, 4, 8, 7, 0x0708080A, 0x0A0B0C09},
{1, 1350, 0, 8, 7, 0x0708080A, 0x0A0B0C09},
{1, 1666, 4, 8, 7, 0x0808090B, 0x0C0D0E0A},
{1, 1666, 0, 8, 7, 0x0808090B, 0x0C0D0E0A},
#else
#error DDR type not defined
#endif
{}
};
#endif
static const struct board_specific_parameters *udimms[] = {
udimm0,
};