13 Nov, 2014
1 commit
-
There are general changes pending to make the /aliases/serial* entries
number the serial ports on the system. On Tegra, so far the ports have
been just numbered dynamically as they are configured so that makes them
change.To avoid this, add specific aliases per board to keep the old numbers.
This allows us to change the numbering by default on future SoCs while
keeping the numbering on existing boards.Signed-off-by: Olof Johansson
Signed-off-by: Thierry Reding
27 Aug, 2014
1 commit
-
These nodes are required so that the flow controller driver can obtain
the I/O memory region from device tree rather than hard-coding it.Signed-off-by: Thierry Reding
Signed-off-by: Stephen Warren
09 Aug, 2014
1 commit
-
Pull ARM SoC cleanups from Olof Johansson:
"This merge window brings a good size of cleanups on various platforms.
Among the bigger ones:- Removal of Samsung s5pc100 and s5p64xx platforms. Both of these
have lacked active support for quite a while, and after asking
around nobody showed interest in keeping them around. If needed,
they could be resurrected in the future but it's more likely that
we would prefer reintroduction of them as DT and
multiplatform-enabled platforms instead.- OMAP4 controller code register define diet. They defined a lot of
registers that were never actually used, etc.- Move of some of the Tegra platform code (PMC, APBIO, fuse,
powergate) to drivers/soc so it can be shared with 64-bit code.
This also converts them over to traditional driver models where
possible.- Removal of legacy gpio-samsung driver, since the last users have
been removed (moved to pinctrl)Plus a bunch of smaller changes for various platforms that sort of
dissapear in the diffstat for the above. clps711x cleanups, shmobile
header file refactoring/moves for multiplatform friendliness, some
misc cleanups, etc"* tag 'cleanup-for-3.17' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (117 commits)
drivers: CCI: Correct use of ! and &
video: clcd-versatile: Depend on ARM
video: fix up versatile CLCD helper move
MAINTAINERS: Add sdhci-st file to ARCH/STI architecture
ARM: EXYNOS: Fix build breakge with PM_SLEEP=n
MAINTAINERS: Remove Kirkwood
ARM: tegra: Convert PMC to a driver
soc/tegra: fuse: Set up in early initcall
ARM: tegra: Always lock the CPU reset vector
ARM: tegra: Setup CPU hotplug in a pure initcall
soc/tegra: Implement runtime check for Tegra SoCs
soc/tegra: fuse: fix dummy functions
soc/tegra: fuse: move APB DMA into Tegra20 fuse driver
soc/tegra: Add efuse and apbmisc bindings
soc/tegra: Add efuse driver for Tegra
ARM: tegra: move fuse exports to soc/tegra/fuse.h
ARM: tegra: export apb dma readl/writel
ARM: tegra: Use a function to get the chip ID
ARM: tegra: Sort includes alphabetically
ARM: tegra: Move includes to include/soc/tegra
...
17 Jul, 2014
1 commit
-
Add efuse and apbmisc bindings for Tegra20, Tegra30, Tegra114 and
Tegra124.Signed-off-by: Peter De Schrijver
Signed-off-by: Stephen Warren
Signed-off-by: Thierry Reding
10 Jul, 2014
1 commit
-
Add new properties to all of the Tegra PHYs that are now required
according to the binding.In order to stay compatible with old device trees, the USB drivers
will still function without these reset properties but with the old,
potentially buggy behaviour.Signed-off-by: Tuomas Tynkkynen
Acked-by: Mark Rutland
Signed-off-by: Greg Kroah-Hartman
21 Mar, 2014
1 commit
-
…egra/linux into next/dt
Merge "ARM: tegra: device tree changes for 3.15" from Stephen Warren:
This enables:
- host1x and eDP support on Tegra124.
- LCD panel support for a few Tegra20 devices and Venice2.
- Enables power down, SPI flash, and USB on Venice2.
- Documents which Dalmore revision is supported.
- Adds an I2C bus mux to Cardhu.Additionally, Tegra124 is converted to use #address-cells=<2> since the
HW suports more than 32-bits of address space, and various cleanups are
included.* tag 'tegra-for-3.15-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: (21 commits)
ARM: dts: tegra: add PCIe interrupt mapping properties
ARM: tegra: use 2 address cells for Tegra124 DT
ARM: tegra: Rename as3722 node to pmic
ARM: tegra: Fix whitespace around '='
ARM: tegra: Enable USB on Venice2
ARM: tegra: Add Tegra124 USB support
ARM: tegra: Enable eDP for Venice2
ARM: tegra: Add Tegra124 eDP support
ARM: tegra: Add Tegra124 host1x support
ARM: tegra: Hook up SDMMC3 power-supply on Venice2
ARM: tegra: Overhaul Venice2 regulators
ARM: tegra: Combine VBUS enable pins into one node
ARM: tegra: Use "disabled" for status property
ARM: tegra: add SPI flash to Venice2 DT
ARM: tegra: enable PCA9546 on Cardhu
ARM: tegra: enable LCD panel on Ventana
ARM: tegra: enable LCD panel on Seaboard
ARM: tegra: add system-power-controller property for PMIC node
ARM: tegra: document which Dalmore revisions are supported
ARM: tegra: Properly sort clocks property
...Signed-off-by: Olof Johansson <olof@lixom.net>
07 Mar, 2014
1 commit
-
Those are defined by the common PCI binding.
Signed-off-by: Lucas Stach
Acked-by: Arnd Bergmann
Signed-off-by: Stephen Warren
19 Feb, 2014
1 commit
-
The number of the head specifies the index of the display controller
unit and is required to properly configure outputs so that they receive
video data from the correct source.Signed-off-by: Thierry Reding
Acked-by: Stephen Warren
Signed-off-by: Olof Johansson
06 Feb, 2014
1 commit
-
Other files and nodes list the resets property after the clocks property
so do the same here for consistency.Signed-off-by: Thierry Reding
Signed-off-by: Stephen Warren
21 Dec, 2013
1 commit
-
Modify Tegra30 default USB2 phy_type to UTMI; this matches
power-on-reset defaults and is expected to be the common case.The current implementation is likely an incorrect
carry-over from Tegra20, where USB2 does default to ULPI.Signed-off-by: Eric Brower
Signed-off-by: Stephen Warren
17 Dec, 2013
2 commits
-
Use Tegra pinconrol dt-binding macro to set the values of different pinmux
properties of Tegra30 platforms.Signed-off-by: Laxman Dewangan
Signed-off-by: Stephen Warren -
DT node names should include a unit address iff the node has a reg
property. For Tegra DTs at least, we were previously applying a different
rule, namely that node names only needed to include a unit address if it
was required to make the node name unique. Consequently, many unit
addresses are missing. Add them.Signed-off-by: Stephen Warren
12 Dec, 2013
5 commits
-
Now that all Tegra drivers have been converted to use DMA APIs which
retrieve DMA channel information from standard DMA DT properties, we can
remove all the legacy DT DMA-related properties.Signed-off-by: Stephen Warren
Reviewed-by: Thierry Reding -
Now that all Tegra drivers have been converted to use the common reset
framework, we can remove all the legacy DT clocks/clock-names entries for
"clocks" that were only used with the old custom Tegra module reset API.Signed-off-by: Stephen Warren
Reviewed-by: Thierry Reding -
This patch switches the Tegra DT files to use the standard DMA DT bindings
rather than custom properties. Note that the legacy properties are not yet
removed; the drivers must be updated to use the new properties first.Signed-off-by: Stephen Warren
Reviewed-by: Thierry Reding -
An earlier patch updated the Tegra DT bindings to require resets and
reset-names properties to be filled in. This patch updates the DT files
to include those properties.Note that any legacy clocks and clock-names entries that are replaced by
reset properties are not yet removed; the drivers must be updated to use
the new resets and reset-names properties first.Signed-off-by: Stephen Warren
-
Many of the Tegra DT binding documents say nothing about the clocks or
clock-names properties, yet those are present and required in DT files.
This patch simply updates the documentation file to match the implicit
definition of the binding, based on real-world DT content.All Tegra bindings that mention clocks are updated to have consistent
wording and formatting of the clock-related properties.Signed-off-by: Stephen Warren
Acked-By: Terje Bergstrom
18 Oct, 2013
2 commits
-
Commit 05849c9381354be4bd4a2a878b5ecb12d375a1a0 (ARM: tegra30: convert
device tree files to use CLK defines) updated the Tegra30 device tree to
use symbolic clock names but forgot to update this node.Signed-off-by: Thierry Reding
Signed-off-by: Stephen Warren -
The display controller found on Tegra30 SoCs is backwards-compatible
with the one on Tegra20 SoCs.Signed-off-by: Thierry Reding
Signed-off-by: Stephen Warren
14 Aug, 2013
1 commit
-
Add device tree entries for the 3 USB controllers and PHYs and
enable the third controller on Cardhu and Beaver boards.Fix VBUS regulator entries on Beaver. The GPIO pins were wrong.
Also, internal pullups need to be enabled on those pins.Signed-off-by: Tuomas Tynkkynen
Tested-by: Thierry Reding
Signed-off-by: Stephen Warren
13 Aug, 2013
2 commits
-
Instead of evenly splitting the 512 MiB area between prefetchable and
non-prefetchable memory spaces, increase the prefetchable memory space
to 384 MiB while at the same time decreasing the non-prefetchable memory
space to 128 MiB. This is a more useful default as most PCIe devices
require more prefetchable than non-prefetchable memory.Signed-off-by: Jay Agarwal
Tested-by: Stephen Warren
Signed-off-by: Thierry Reding
Signed-off-by: Stephen Warren -
Add the top-level pcie-controller node for the Tegra30 SoC. Tegra30 has
three root ports that can use different lane layouts.Signed-off-by: Jay Agarwal
Signed-off-by: Thierry Reding
Signed-off-by: Stephen Warren
29 May, 2013
4 commits
-
Use the Tegra30 CAR binding header (tegra30-car.h) to replace magic
numbers in the device tree. For example,- clocks = ;
+ clocks = ;Signed-off-by: Hiroshi Doyu
[swarren, updated since tegra30-car.h moved for consistency]
Signed-off-by: Stephen Warren -
Use the GIC and standard IRQ binding defines in all IRQ specifiers.
Signed-off-by: Stephen Warren
-
Use TEGRA_GPIO() macro to name all GPIOs referenced by GPIO properties,
and some interrupts properties. Use standard GPIO flag defines too.Signed-off-by: Stephen Warren
-
Replace /include/ (dtc) with #include (C pre-processor) for all Tegra DT
files, so that gcc -E handles the entire include tree, and hence any of
those files can #include some other file e.g. for constant definitions.This allows future use of #defines and header files in order to define
names for various constants, such as the IDs and flags in GPIO
specifiers. Use of those features will increase the readability of the
device tree files.Signed-off-by: Stephen Warren
09 Apr, 2013
2 commits
-
…warren/linux-tegra into next/dt2
From Stephen Warren <swarren@wwwdotorg.org>:
ARM: tegra: device tree changes
This branch contains the majority of the device tree changes for Tegra.
Highlights include:* Many changes for Tegra114, and the Dalmore board, to enable pinctrl,
SDHCI/MMC, PWM, DMA, I2C, KBC, SPI, battery, regulators.
* Adding or enabling suspend wakeup sources on many boards, and adding
suspend timing parameters, to support the system suspend patches.
* Adding clocks to the audio-related nodes, so that in 3.11, the audio
driver can pull these clocks from device tree rather than hard-coding
clock names.
* Some small DT fixes/cleanup.This branch is based on the previous clk pull request.
* tag 'tegra-for-3.10-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/swarren/linux-tegra: (25 commits)
clk: tegra: Fix cdev1 and cdev2 IDs
ARM: dts: tegra: add the PM configurations of PMC
ARM: tegra: add non-removable and keep-power-in-suspend property for MMC
ARM: tegra: whistler: add wakeup source for KBC
ARM: tegra: add power gpio keys to DT
ARM: tegra: keep power on to SD slot on Dalmore
ARM: tegra: add clocks property to AC'97 sound nodes
ARM: tegra: add clocks property to sound nodes
ARM: tegra: dalmore: add fixed regulator node
ARM: tegra: dalmore: add TPS65090 node
ARM: tegra: dalmore: add cpu regulator node
ARM: tegra: Add sbs-battery node to Dalmore
ARM: tegra: add DT binding for i2c-tegra
ARM: tegra: add SPI nodes to Tegra114 DT
ARM: tegra: add KBC nodes to Tegra114 DT
ARM: tegra: add aliases and DMA requestor for serial nodes of Tegra114
ARM: tegra: add I2C nodes to Tegra114 DT
ARM: tegra: add APB DMA nodes to Tegra114 DT
ARM: tegra: add PWM nodes to Tegra114 DT
ARM: tegra: fix the status of PWM DT nodes
...Signed-off-by: Arnd Bergmann <arnd@arndb.de>
-
This is a dependency for the tegra/dt branch.
Conflicts:
drivers/clocksource/tegra20_timer.cSigned-off-by: Arnd Bergmann
05 Apr, 2013
2 commits
-
We should be defining the PWM nodes with status as "disabled" in the
chip-specific dtsi file, since we don't know whether specific boards
will use the PWM or not. This patch fixes the PWM node status for
Tegra20 and Tegra30.Also fixed the one user of PWM, which is the Tegra20 medcom-wide board,
so that PWM is set to "okay" in the board-specific dts file.Signed-off-by: Andrew Chew
[swarren: in medcom-wide: fixed node sort order, removed duplicate pwm:
label, fixed syntax error]
Signed-off-by: Stephen Warren
04 Apr, 2013
1 commit
-
Adding the bindings of the clock source of PMC in DT.
Signed-off-by: Joseph Lo
Signed-off-by: Stephen Warren
23 Mar, 2013
1 commit
-
Fix typo on register address of slink3 controller where register
address is wrongly set as 0x7000d480 but it is 0x7000d800.Signed-off-by: Laxman Dewangan
Cc:
Signed-off-by: Stephen Warren
Signed-off-by: Arnd Bergmann
12 Mar, 2013
2 commits
-
The PMC HW is not 100% compatible across all Tegra series. We need to
specify them in DT.Signed-off-by: Joseph Lo
Signed-off-by: Stephen Warren -
The new clockframework introduced DT IDs for each clock. To be able to remove
the device registrations, this driver needs to be updated to use the DT IDs.
Note that the actual removal of the clk_register_clkdev() calls will be done
in a later series.Signed-off-by: Peter De Schrijver
Signed-off-by: Stephen Warren
05 Mar, 2013
1 commit
-
As DT support for clocks and smp_twd is enabled, add clock entry
for smp_twd clock to DT.This fixes the following error while booting the kernel:
smp_twd: clock not found -2Signed-off-by: Prashant Gaikwad
[swarren: include kernel log spew that this fixes]
Signed-off-by: Stephen Warren
Signed-off-by: Olof Johansson
14 Feb, 2013
1 commit
-
Currently, the serial nodes define both a clock-frequency and a clocks
property. We should not provide both, since they might conflict.In practice, this also causes problems since the of_serial driver uses
the clock-frequency property in preference to the clocks property, and
hence doesn't clk_prepare_enable() the clock, which may then leave it
with no known users, and hence the common clock framework will disable
it, thus breaking the port, which is usually the console.Signed-off-by: Stephen Warren
30 Jan, 2013
1 commit
-
Use functional name for DT entry instead of h/w name.
Signed-off-by: Hiroshi Doyu
Signed-off-by: Stephen Warren
29 Jan, 2013
3 commits
-
No Tegra30 Platform is running PLL_P at another rate than 408MHz, nor is
any using any other PLL as UART source clock. Move attribute into SoC
level dtsi file to slim down board DT files.Signed-off-by: Stephen Warren
-
NVIDIA's Tegra SoCs have the matrix keyboard controller which
supports 16x8 type of matrix. The number of rows and columns
are configurable.Add DT entry for KBC controller.
Signed-off-by: Laxman Dewangan
[swarren: added clocks property]
Signed-off-by: Stephen Warren -
This ensures nodes are sorted in order of reg address. This makes it
easier to compare against e.g. the U-Boot device trees, and is simply
consistent and clean.While we're at it, remove the unit address from the cache-controller
node name, since it's unique without it.Reported-by: Allen Martin
Signed-off-by: Stephen Warren