22 Mar, 2011
1 commit
-
It uses STAPL files and programs Altera FPGA through JTAG.
Interface to JTAG must be provided from main device module,
for example through cx23885 GPIO.Signed-off-by: Igor M. Liplianin
Signed-off-by: Mauro Carvalho Chehab