27 Nov, 2014
2 commits
-
There is no need of .owner field for driver using
module_platform_driver.Signed-off-by: Pankaj Dubey
Signed-off-by: Greg Kroah-Hartman -
fixes a typo %s/eveyone/everyone/ in function CS_UNLOCK.
Signed-off-by: Pankaj Dubey
Signed-off-by: Greg Kroah-Hartman
08 Nov, 2014
7 commits
-
This driver manages CoreSight ETM (Embedded Trace Macrocell) that
supports processor tracing. Currently supported version are ARM
ETMv3.x and PTM1.x.Signed-off-by: Pratik Patel
Signed-off-by: Mathieu Poiriercoresight-etm3x: adding missing error checking
Signed-off-by: Greg Kroah-Hartman -
This driver manages non-configurable CoreSight Replicator that
takes a single input trace data stream and replicates it to
produce two identical trace data output streams. Replicators
are typically used to route single interleaved trace data
stream to two or more sinks.Signed-off-by: Pratik Patel
Signed-off-by: Mathieu Poirier
Signed-off-by: Greg Kroah-Hartman -
This driver manages CoreSight Funnel which acts as a link.
Funnels have multiple input ports (typically 8) each of which
represents an input trace data stream. These multiple input trace
data streams are interleaved into a single output stream coming
out of the Funnel.Signed-off-by: Pratik Patel
Signed-off-by: Mathieu Poirier
Signed-off-by: Greg Kroah-Hartman -
This driver manages CoreSight ETB (Embedded Trace Buffer) which
acts as a circular buffer sink collecting generated trace data.Signed-off-by: Pratik Patel
Signed-off-by: Mathieu Poirier
Signed-off-by: Greg Kroah-Hartman -
This driver manages CoreSight TPIU (Trace Port Interface Unit)
which acts as a sink. TPIU is typically connected to some offchip
hardware hosting a storage buffer.Signed-off-by: Pratik Patel
Signed-off-by: Mathieu Poirier
Signed-off-by: Greg Kroah-Hartman -
This driver manages CoreSight TMC (Trace Memory Controller) which
can act as a link or a sink depending upon its configuration. It
can present itself as an ETF (Embedded Trace FIFO) or ETR
(Embedded Trace Router).ETF when configured in circular buffer mode acts as a trace
collection sink. When configured in HW fifo mode it acts as link.
ETR always acts as a sink and can be used to route data to memory
allocated in RAM.Signed-off-by: Pratik Patel
Signed-off-by: Mathieu Poirier
Signed-off-by: Greg Kroah-Hartman -
CoreSight components are compliant with the ARM CoreSight
architecture specification and can be connected in various
topologies to suit a particular SoC tracing needs. These trace
components can generally be classified as sources, links and
sinks. Trace data produced by one or more sources flows through
the intermediate links connecting the source to the currently
selected sink.The CoreSight framework provides an interface for the CoreSight trace
drivers to register themselves with. It's intended to build up a
topological view of the CoreSight components and configure the
correct serie of components on user input via sysfs.For eg., when enabling a source, the framework builds up a path
consisting of all the components connecting the source to the
currently selected sink(s) and enables all of them.The framework also supports switching between available sinks
and provides status information to user space applications
through the debugfs interface.Signed-off-by: Pratik Patel
Signed-off-by: Mathieu Poirier
Signed-off-by: Greg Kroah-Hartman
