Blame view
drivers/dma/fsldma.h
6.48 KB
173acc7ce dmaengine: add dr... |
1 |
/* |
f3c677b99 fsldma: fix issue... |
2 |
* Copyright (C) 2007-2010 Freescale Semiconductor, Inc. All rights reserved. |
173acc7ce dmaengine: add dr... |
3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 |
* * Author: * Zhang Wei <wei.zhang@freescale.com>, Jul 2007 * Ebony Zhu <ebony.zhu@freescale.com>, May 2007 * * This is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License, or * (at your option) any later version. * */ #ifndef __DMA_FSLDMA_H #define __DMA_FSLDMA_H #include <linux/device.h> #include <linux/dmapool.h> #include <linux/dmaengine.h> /* Define data structures needed by Freescale * MPC8540 and MPC8349 DMA controller. */ #define FSL_DMA_MR_CS 0x00000001 #define FSL_DMA_MR_CC 0x00000002 #define FSL_DMA_MR_CA 0x00000008 #define FSL_DMA_MR_EIE 0x00000040 #define FSL_DMA_MR_XFE 0x00000020 #define FSL_DMA_MR_EOLNIE 0x00000100 #define FSL_DMA_MR_EOLSIE 0x00000080 #define FSL_DMA_MR_EOSIE 0x00000200 #define FSL_DMA_MR_CDSM 0x00000010 #define FSL_DMA_MR_CTM 0x00000004 #define FSL_DMA_MR_EMP_EN 0x00200000 #define FSL_DMA_MR_EMS_EN 0x00040000 #define FSL_DMA_MR_DAHE 0x00002000 #define FSL_DMA_MR_SAHE 0x00001000 |
f3c677b99 fsldma: fix issue... |
38 39 40 41 42 43 |
/* * Bandwidth/pause control determines how many bytes a given * channel is allowed to transfer before the DMA engine pauses * the current channel and switches to the next channel */ #define FSL_DMA_MR_BWC 0x08000000 |
173acc7ce dmaengine: add dr... |
44 45 |
/* Special MR definition for MPC8349 */ #define FSL_DMA_MR_EOTIE 0x00000080 |
a7aea373b fsldma: use PCI R... |
46 |
#define FSL_DMA_MR_PRC_RM 0x00000800 |
173acc7ce dmaengine: add dr... |
47 48 |
#define FSL_DMA_SR_CH 0x00000020 |
f79abb627 fsldma: Fix the D... |
49 |
#define FSL_DMA_SR_PE 0x00000010 |
173acc7ce dmaengine: add dr... |
50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 |
#define FSL_DMA_SR_CB 0x00000004 #define FSL_DMA_SR_TE 0x00000080 #define FSL_DMA_SR_EOSI 0x00000002 #define FSL_DMA_SR_EOLSI 0x00000001 #define FSL_DMA_SR_EOCDI 0x00000001 #define FSL_DMA_SR_EOLNI 0x00000008 #define FSL_DMA_SATR_SBPATMU 0x20000000 #define FSL_DMA_SATR_STRANSINT_RIO 0x00c00000 #define FSL_DMA_SATR_SREADTYPE_SNOOP_READ 0x00050000 #define FSL_DMA_SATR_SREADTYPE_BP_IORH 0x00020000 #define FSL_DMA_SATR_SREADTYPE_BP_NREAD 0x00040000 #define FSL_DMA_SATR_SREADTYPE_BP_MREAD 0x00070000 #define FSL_DMA_DATR_DBPATMU 0x20000000 #define FSL_DMA_DATR_DTRANSINT_RIO 0x00c00000 #define FSL_DMA_DATR_DWRITETYPE_SNOOP_WRITE 0x00050000 #define FSL_DMA_DATR_DWRITETYPE_BP_FLUSH 0x00010000 #define FSL_DMA_EOL ((u64)0x1) #define FSL_DMA_SNEN ((u64)0x10) #define FSL_DMA_EOSIE 0x8 #define FSL_DMA_NLDA_MASK (~(u64)0x1f) #define FSL_DMA_BCR_MAX_CNT 0x03ffffffu #define FSL_DMA_DGSR_TE 0x80 #define FSL_DMA_DGSR_CH 0x20 #define FSL_DMA_DGSR_PE 0x10 #define FSL_DMA_DGSR_EOLNI 0x08 #define FSL_DMA_DGSR_CB 0x04 #define FSL_DMA_DGSR_EOSI 0x02 #define FSL_DMA_DGSR_EOLSI 0x01 |
a4e6d5d38 fix the broken an... |
83 84 |
typedef u64 __bitwise v64; typedef u32 __bitwise v32; |
173acc7ce dmaengine: add dr... |
85 |
struct fsl_dma_ld_hw { |
a4e6d5d38 fix the broken an... |
86 87 88 89 90 |
v64 src_addr; v64 dst_addr; v64 next_ln_addr; v32 count; v32 reserve; |
173acc7ce dmaengine: add dr... |
91 92 93 94 95 |
} __attribute__((aligned(32))); struct fsl_desc_sw { struct fsl_dma_ld_hw hw; struct list_head node; |
eda342345 fsldma: implement... |
96 |
struct list_head tx_list; |
173acc7ce dmaengine: add dr... |
97 |
struct dma_async_tx_descriptor async_tx; |
173acc7ce dmaengine: add dr... |
98 |
} __attribute__((aligned(32))); |
a4f56d4b1 fsldma: rename st... |
99 |
struct fsldma_chan_regs { |
31f4306c8 fsldma: minor cod... |
100 101 |
u32 mr; /* 0x00 - Mode Register */ u32 sr; /* 0x04 - Status Register */ |
a4e6d5d38 fix the broken an... |
102 103 104 105 106 |
u64 cdar; /* 0x08 - Current descriptor address register */ u64 sar; /* 0x10 - Source Address Register */ u64 dar; /* 0x18 - Destination Address Register */ u32 bcr; /* 0x20 - Byte Count Register */ u64 ndar; /* 0x24 - Next Descriptor Address Register */ |
173acc7ce dmaengine: add dr... |
107 |
}; |
a4f56d4b1 fsldma: rename st... |
108 |
struct fsldma_chan; |
173acc7ce dmaengine: add dr... |
109 |
#define FSL_DMA_MAX_CHANS_PER_DEVICE 4 |
a4f56d4b1 fsldma: rename st... |
110 |
struct fsldma_device { |
e7a29151d fsldma: clean up ... |
111 |
void __iomem *regs; /* DGSR register base */ |
173acc7ce dmaengine: add dr... |
112 113 |
struct device *dev; struct dma_device common; |
a4f56d4b1 fsldma: rename st... |
114 |
struct fsldma_chan *chan[FSL_DMA_MAX_CHANS_PER_DEVICE]; |
173acc7ce dmaengine: add dr... |
115 |
u32 feature; /* The same as DMA channels */ |
77cd62e80 fsldma: allow Fre... |
116 |
int irq; /* Channel IRQ */ |
173acc7ce dmaengine: add dr... |
117 |
}; |
a4f56d4b1 fsldma: rename st... |
118 |
/* Define macros for fsldma_chan->feature property */ |
173acc7ce dmaengine: add dr... |
119 120 121 122 123 124 125 126 127 |
#define FSL_DMA_LITTLE_ENDIAN 0x00000000 #define FSL_DMA_BIG_ENDIAN 0x00000001 #define FSL_DMA_IP_MASK 0x00000ff0 #define FSL_DMA_IP_85XX 0x00000010 #define FSL_DMA_IP_83XX 0x00000020 #define FSL_DMA_CHAN_PAUSE_EXT 0x00001000 #define FSL_DMA_CHAN_START_EXT 0x00002000 |
a4f56d4b1 fsldma: rename st... |
128 |
struct fsldma_chan { |
b158471ef fsldma: use chann... |
129 |
char name[8]; /* Channel name */ |
e7a29151d fsldma: clean up ... |
130 |
struct fsldma_chan_regs __iomem *regs; |
173acc7ce dmaengine: add dr... |
131 132 |
dma_cookie_t completed_cookie; /* The maximum cookie completed */ spinlock_t desc_lock; /* Descriptor operation lock */ |
9c3a50b7d fsldma: major cle... |
133 134 |
struct list_head ld_pending; /* Link descriptors queue */ struct list_head ld_running; /* Link descriptors queue */ |
173acc7ce dmaengine: add dr... |
135 136 137 |
struct dma_chan common; /* DMA common channel */ struct dma_pool *desc_pool; /* Descriptors pool */ struct device *dev; /* Channel device */ |
173acc7ce dmaengine: add dr... |
138 139 140 141 |
int irq; /* Channel IRQ */ int id; /* Raw id of this channel */ struct tasklet_struct tasklet; u32 feature; |
f04cd4070 fsldma: fix contr... |
142 |
bool idle; /* DMA controller is idle */ |
173acc7ce dmaengine: add dr... |
143 |
|
a4f56d4b1 fsldma: rename st... |
144 145 146 |
void (*toggle_ext_pause)(struct fsldma_chan *fsl_chan, int enable); void (*toggle_ext_start)(struct fsldma_chan *fsl_chan, int enable); void (*set_src_loop_size)(struct fsldma_chan *fsl_chan, int size); |
738f5f7e1 fsldma: rename de... |
147 |
void (*set_dst_loop_size)(struct fsldma_chan *fsl_chan, int size); |
a4f56d4b1 fsldma: rename st... |
148 |
void (*set_request_count)(struct fsldma_chan *fsl_chan, int size); |
173acc7ce dmaengine: add dr... |
149 |
}; |
a4f56d4b1 fsldma: rename st... |
150 |
#define to_fsl_chan(chan) container_of(chan, struct fsldma_chan, common) |
173acc7ce dmaengine: add dr... |
151 152 153 154 155 156 |
#define to_fsl_desc(lh) container_of(lh, struct fsl_desc_sw, node) #define tx_to_fsl_desc(tx) container_of(tx, struct fsl_desc_sw, async_tx) #ifndef __powerpc64__ static u64 in_be64(const u64 __iomem *addr) { |
a4e6d5d38 fix the broken an... |
157 158 |
return ((u64)in_be32((u32 __iomem *)addr) << 32) | (in_be32((u32 __iomem *)addr + 1)); |
173acc7ce dmaengine: add dr... |
159 160 161 162 |
} static void out_be64(u64 __iomem *addr, u64 val) { |
a4e6d5d38 fix the broken an... |
163 164 |
out_be32((u32 __iomem *)addr, val >> 32); out_be32((u32 __iomem *)addr + 1, (u32)val); |
173acc7ce dmaengine: add dr... |
165 166 167 168 169 |
} /* There is no asm instructions for 64 bits reverse loads and stores */ static u64 in_le64(const u64 __iomem *addr) { |
a4e6d5d38 fix the broken an... |
170 171 |
return ((u64)in_le32((u32 __iomem *)addr + 1) << 32) | (in_le32((u32 __iomem *)addr)); |
173acc7ce dmaengine: add dr... |
172 173 174 175 |
} static void out_le64(u64 __iomem *addr, u64 val) { |
a4e6d5d38 fix the broken an... |
176 177 |
out_le32((u32 __iomem *)addr + 1, val >> 32); out_le32((u32 __iomem *)addr, (u32)val); |
173acc7ce dmaengine: add dr... |
178 179 180 181 182 183 184 185 186 187 188 189 |
} #endif #define DMA_IN(fsl_chan, addr, width) \ (((fsl_chan)->feature & FSL_DMA_BIG_ENDIAN) ? \ in_be##width(addr) : in_le##width(addr)) #define DMA_OUT(fsl_chan, addr, val, width) \ (((fsl_chan)->feature & FSL_DMA_BIG_ENDIAN) ? \ out_be##width(addr, val) : out_le##width(addr, val)) #define DMA_TO_CPU(fsl_chan, d, width) \ (((fsl_chan)->feature & FSL_DMA_BIG_ENDIAN) ? \ |
a4e6d5d38 fix the broken an... |
190 191 |
be##width##_to_cpu((__force __be##width)(v##width)d) : \ le##width##_to_cpu((__force __le##width)(v##width)d)) |
173acc7ce dmaengine: add dr... |
192 193 |
#define CPU_TO_DMA(fsl_chan, c, width) \ (((fsl_chan)->feature & FSL_DMA_BIG_ENDIAN) ? \ |
a4e6d5d38 fix the broken an... |
194 195 |
(__force v##width)cpu_to_be##width(c) : \ (__force v##width)cpu_to_le##width(c)) |
173acc7ce dmaengine: add dr... |
196 197 |
#endif /* __DMA_FSLDMA_H */ |