mach-imx6sl.c
2.97 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
/*
* Copyright 2013-2016 Freescale Semiconductor, Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
*/
#include <linux/irqchip.h>
#include <linux/of.h>
#include <linux/of_platform.h>
#include <linux/mfd/syscon.h>
#include <linux/mfd/syscon/imx6q-iomuxc-gpr.h>
#include <linux/regmap.h>
#include <asm/mach/arch.h>
#include <asm/mach/map.h>
#include <asm/system_misc.h>
#include <linux/memblock.h>
#include <asm/setup.h>
#include "common.h"
#include "cpuidle.h"
static void __init imx6sl_fec_clk_init(void)
{
struct regmap *gpr;
/* set FEC clock from internal PLL clock source */
gpr = syscon_regmap_lookup_by_compatible("fsl,imx6sl-iomuxc-gpr");
if (!IS_ERR(gpr)) {
regmap_update_bits(gpr, IOMUXC_GPR1,
IMX6SL_GPR1_FEC_CLOCK_MUX2_SEL_MASK, 0);
regmap_update_bits(gpr, IOMUXC_GPR1,
IMX6SL_GPR1_FEC_CLOCK_MUX1_SEL_MASK, 0);
} else
pr_err("failed to find fsl,imx6sl-iomux-gpr regmap\n");
}
static inline void imx6sl_fec_init(void)
{
imx6sl_fec_clk_init();
imx6_enet_mac_init("fsl,imx6sl-fec", "fsl,imx6sl-ocotp");
}
static void __init imx6sl_init_late(void)
{
/* imx6sl reuses imx6q cpufreq driver */
if (IS_ENABLED(CONFIG_ARM_IMX6Q_CPUFREQ))
platform_device_register_simple("imx6q-cpufreq", -1, NULL, 0);
imx6sl_cpuidle_init();
}
static void __init imx6sl_init_machine(void)
{
struct device *parent;
parent = imx_soc_device_init();
if (parent == NULL)
pr_warn("failed to initialize soc device\n");
of_platform_populate(NULL, of_default_bus_match_table, NULL, parent);
imx6sl_fec_init();
imx_anatop_init();
imx6sl_pm_init();
}
static void __init imx6sl_init_irq(void)
{
imx_gpc_check_dt();
imx_init_revision_from_anatop();
imx_init_l2cache();
imx_src_init();
irqchip_init();
}
static void __init imx6sl_map_io(void)
{
debug_ll_io_init();
imx6_pm_map_io();
#ifdef CONFIG_CPU_FREQ
imx_busfreq_map_io();
#endif
}
extern unsigned long int ramoops_phys_addr;
extern unsigned long int ramoops_mem_size;
static void imx6sl_reserve(void)
{
phys_addr_t phys;
phys_addr_t max_phys;
struct meminfo *mi;
struct membank *bank;
#ifdef CONFIG_PSTORE_RAM
max_phys = memblock_end_of_DRAM();
/* reserve 64M for uboot avoid ram console data is cleaned by uboot */
phys = memblock_alloc_base(SZ_1M, SZ_4K, max_phys - SZ_64M);
if (phys) {
memblock_remove(phys, SZ_1M);
memblock_reserve(phys, SZ_1M);
ramoops_phys_addr = phys;
ramoops_mem_size = SZ_1M;
} else {
ramoops_phys_addr = 0;
ramoops_mem_size = 0;
pr_err("no memory reserve for ramoops.\n");
}
#endif
return;
}
static const char * const imx6sl_dt_compat[] __initconst = {
"fsl,imx6sl",
NULL,
};
DT_MACHINE_START(IMX6SL, "Freescale i.MX6 SoloLite (Device Tree)")
.map_io = imx6sl_map_io,
.init_irq = imx6sl_init_irq,
.init_machine = imx6sl_init_machine,
.init_late = imx6sl_init_late,
.dt_compat = imx6sl_dt_compat,
.reserve = imx6sl_reserve,
MACHINE_END