25 Aug, 2016

1 commit


21 Jul, 2015

1 commit


11 Jun, 2015

1 commit


04 Jun, 2015

1 commit

  • This driver supports the TI CDCE925 programmable clock synthesizer.
    The chip contains two PLLs with spread-spectrum clocking support and
    five output dividers. The driver only supports the following setup,
    and uses a fixed setting for the output muxes:
    Y1 is derived from the input clock
    Y2 and Y3 derive from PLL1
    Y4 and Y5 derive from PLL2
    Given a target output frequency, the driver will set the PLL and
    divider to best approximate the desired output.

    Signed-off-by: Mike Looijmans
    Signed-off-by: Michael Turquette

    Mike Looijmans