Blame view
include/ppc_asm.tmpl
6.85 KB
d62589d5f Initial revision |
1 2 3 4 |
/* * (C) Copyright 2000-2002 * Wolfgang Denk, DENX Software Engineering, wd@denx.de. * |
1a4596601 Add GPL-2.0+ SPDX... |
5 |
* SPDX-License-Identifier: GPL-2.0+ |
d62589d5f Initial revision |
6 7 8 9 10 11 12 13 |
*/ /* * This file contains all the macros and symbols which define * a PowerPC assembly language environment. */ #ifndef __PPC_ASM_TMPL__ #define __PPC_ASM_TMPL__ |
96d2bb952 powerpc/mpc85xx: ... |
14 |
#include <config.h> |
d62589d5f Initial revision |
15 16 17 18 19 20 21 |
/*************************************************************************** * * These definitions simplify the ugly declarations necessary for GOT * definitions. * * Stolen from prepboot/bootldr.h, (C) 1998 Gabriel Paubert, paubert@iram.es * |
161e4ae46 powerpc: fix wron... |
22 |
* Uses r12 to access the GOT |
d62589d5f Initial revision |
23 24 25 26 27 28 29 30 31 32 33 34 35 36 |
*/ #define START_GOT \ .section ".got2","aw"; \ .LCTOC1 = .+32768 #define END_GOT \ .text #define GET_GOT \ bl 1f ; \ .text 2 ; \ 0: .long .LCTOC1-1f ; \ .text ; \ |
0f8aa1591 ppc: Use r12 inst... |
37 38 39 |
1: mflr r12 ; \ lwz r0,0b-1b(r12) ; \ add r12,r0,r12 ; |
d62589d5f Initial revision |
40 41 |
#define GOT_ENTRY(NAME) .L_ ## NAME = . - .LCTOC1 ; .long NAME |
0f8aa1591 ppc: Use r12 inst... |
42 |
#define GOT(NAME) .L_ ## NAME (r12) |
d62589d5f Initial revision |
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 |
/*************************************************************************** * Register names */ #define r0 0 #define r1 1 #define r2 2 #define r3 3 #define r4 4 #define r5 5 #define r6 6 #define r7 7 #define r8 8 #define r9 9 #define r10 10 #define r11 11 #define r12 12 #define r13 13 #define r14 14 #define r15 15 #define r16 16 #define r17 17 #define r18 18 #define r19 19 #define r20 20 #define r21 21 #define r22 22 #define r23 23 #define r24 24 #define r25 25 #define r26 26 #define r27 27 #define r28 28 #define r29 29 #define r30 30 #define r31 31 |
907208c45 powerpc: Partialy... |
80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 |
#if defined(CONFIG_8xx) /* Some special registers */ #define ICR 148 /* Interrupt Cause Register (37-44) */ #define DER 149 #define COUNTA 150 /* Breakpoint Counter (37-44) */ #define COUNTB 151 /* Breakpoint Counter (37-44) */ #define LCTRL1 156 /* Load/Store Support (37-40) */ #define LCTRL2 157 /* Load/Store Support (37-41) */ #define ICTRL 158 #endif /* CONFIG_8xx */ #if defined(CONFIG_8xx) /* Registers in the processor's internal memory map that we use. */ #define SYPCR 0x00000004 #define BR0 0x00000100 #define OR0 0x00000104 #define BR1 0x00000108 #define OR1 0x0000010c #define BR2 0x00000110 #define OR2 0x00000114 #define BR3 0x00000118 #define OR3 0x0000011c #define BR4 0x00000120 #define OR4 0x00000124 #define MAR 0x00000164 #define MCR 0x00000168 #define MAMR 0x00000170 #define MBMR 0x00000174 #define MSTAT 0x00000178 #define MPTPR 0x0000017a #define MDR 0x0000017c #define TBSCR 0x00000200 #define TBREFF0 0x00000204 #define PLPRCR 0x00000284 #endif |
d62589d5f Initial revision |
125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 |
#define curptr r2 #define SYNC \ sync; \ isync /* * Macros for storing registers into and loading registers from * exception frames. */ #define SAVE_GPR(n, base) stw n,GPR0+4*(n)(base) #define SAVE_2GPRS(n, base) SAVE_GPR(n, base); SAVE_GPR(n+1, base) #define SAVE_4GPRS(n, base) SAVE_2GPRS(n, base); SAVE_2GPRS(n+2, base) #define SAVE_8GPRS(n, base) SAVE_4GPRS(n, base); SAVE_4GPRS(n+4, base) #define SAVE_10GPRS(n, base) SAVE_8GPRS(n, base); SAVE_2GPRS(n+8, base) #define REST_GPR(n, base) lwz n,GPR0+4*(n)(base) #define REST_2GPRS(n, base) REST_GPR(n, base); REST_GPR(n+1, base) #define REST_4GPRS(n, base) REST_2GPRS(n, base); REST_2GPRS(n+2, base) #define REST_8GPRS(n, base) REST_4GPRS(n, base); REST_4GPRS(n+4, base) #define REST_10GPRS(n, base) REST_8GPRS(n, base); REST_2GPRS(n+8, base) /* * GCC sometimes accesses words at negative offsets from the stack * pointer, although the SysV ABI says it shouldn't. To cope with * this, we leave this much untouched space on the stack on exception * entry. */ #define STACK_UNDERHEAD 64 /* * Exception entry code. This code runs with address translation * turned off, i.e. using physical addresses. * We assume sprg3 has the physical address of the current * task's thread_struct. */ |
efa35cf12 ppc4xx: Clean up ... |
160 |
#define EXCEPTION_PROLOG(reg1, reg2) \ |
d62589d5f Initial revision |
161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 |
mtspr SPRG0,r20; \ mtspr SPRG1,r21; \ mfcr r20; \ subi r21,r1,INT_FRAME_SIZE+STACK_UNDERHEAD; /* alloc exc. frame */\ stw r20,_CCR(r21); /* save registers */ \ stw r22,GPR22(r21); \ stw r23,GPR23(r21); \ mfspr r20,SPRG0; \ stw r20,GPR20(r21); \ mfspr r22,SPRG1; \ stw r22,GPR21(r21); \ mflr r20; \ stw r20,_LINK(r21); \ mfctr r22; \ stw r22,_CTR(r21); \ mfspr r20,XER; \ stw r20,_XER(r21); \ |
cc3023b9f Fix breakage of 8... |
178 |
mfspr r20, DAR_DEAR; \ |
efa35cf12 ppc4xx: Clean up ... |
179 180 181 |
stw r20,_DAR(r21); \ mfspr r22,reg1; \ mfspr r23,reg2; \ |
d62589d5f Initial revision |
182 183 184 185 186 187 188 189 190 191 192 193 |
stw r0,GPR0(r21); \ stw r1,GPR1(r21); \ stw r2,GPR2(r21); \ stw r1,0(r21); \ mr r1,r21; /* set new kernel sp */ \ SAVE_4GPRS(3, r21); /* * Note: code which follows this uses cr0.eq (set if from kernel), * r21, r22 (SRR0), and r23 (SRR1). */ /* |
d62589d5f Initial revision |
194 195 196 197 198 199 |
* Exception vectors. * * The data words for `hdlr' and `int_return' are initialized with * OFFSET values only; they must be relocated first before they can * be used! */ |
fc4e18878 ppc: Loose GOT ac... |
200 201 |
#define COPY_EE(d, s) rlwimi d,s,0,16,16 #define NOCOPY(d, s) |
96d2bb952 powerpc/mpc85xx: ... |
202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 |
#ifdef CONFIG_E500 #define EXC_XFER_TEMPLATE(n, label, hdlr, msr, copyee) \ stw r22,_NIP(r21); \ stw r23,_MSR(r21); \ li r23,n; \ stw r23,TRAP(r21); \ li r20,msr; \ copyee(r20,r23); \ rlwimi r20,r23,0,25,25; \ mtmsr r20; \ bl 1f; \ 1: mflr r23; \ addis r23,r23,(hdlr - 1b)@ha; \ addi r23,r23,(hdlr - 1b)@l; \ b transfer_to_handler #define STD_EXCEPTION(n, label, hdlr) \ |
506894612 powerpc: mpc85xx:... |
220 |
.align 4; \ |
96d2bb952 powerpc/mpc85xx: ... |
221 222 223 224 225 226 |
label: \ EXCEPTION_PROLOG(SRR0, SRR1); \ addi r3,r1,STACK_FRAME_OVERHEAD; \ EXC_XFER_TEMPLATE(n, label, hdlr, MSR_KERNEL, NOCOPY) \ #define CRIT_EXCEPTION(n, label, hdlr) \ |
506894612 powerpc: mpc85xx:... |
227 |
.align 4; \ |
96d2bb952 powerpc/mpc85xx: ... |
228 229 230 231 232 233 234 |
label: \ EXCEPTION_PROLOG(CSRR0, CSRR1); \ addi r3,r1,STACK_FRAME_OVERHEAD; \ EXC_XFER_TEMPLATE(n, label, hdlr, \ MSR_KERNEL & ~(MSR_ME|MSR_DE|MSR_CE), NOCOPY) \ #define MCK_EXCEPTION(n, label, hdlr) \ |
506894612 powerpc: mpc85xx:... |
235 |
.align 4; \ |
96d2bb952 powerpc/mpc85xx: ... |
236 237 238 239 240 241 242 |
label: \ EXCEPTION_PROLOG(MCSRR0, MCSRR1); \ addi r3,r1,STACK_FRAME_OVERHEAD; \ EXC_XFER_TEMPLATE(n, label, hdlr, \ MSR_KERNEL & ~(MSR_ME|MSR_DE|MSR_CE), NOCOPY) \ #else /* !E500 */ |
fc4e18878 ppc: Loose GOT ac... |
243 244 245 246 247 248 249 |
#define EXC_XFER_TEMPLATE(label, hdlr, msr, copyee) \ bl 1f; \ 1: mflr r20; \ lwz r20,(.L_ ## label)-1b+8(r20); \ mtlr r20; \ li r20,msr; \ copyee(r20,r23); \ |
d62589d5f Initial revision |
250 |
rlwimi r20,r23,0,25,25; \ |
83b4cfa3d Coding style clea... |
251 |
blrl; \ |
d62589d5f Initial revision |
252 |
.L_ ## label : \ |
efa35cf12 ppc4xx: Clean up ... |
253 |
.long hdlr - _start + _START_OFFSET; \ |
fc4e18878 ppc: Loose GOT ac... |
254 255 256 257 258 259 260 261 262 |
.long int_return - _start + _START_OFFSET; \ .long transfer_to_handler - _start + _START_OFFSET #define STD_EXCEPTION(n, label, hdlr) \ . = n; \ label: \ EXCEPTION_PROLOG(SRR0, SRR1); \ addi r3,r1,STACK_FRAME_OVERHEAD; \ EXC_XFER_TEMPLATE(label, hdlr, MSR_KERNEL, NOCOPY) \ |
efa35cf12 ppc4xx: Clean up ... |
263 264 |
#define CRIT_EXCEPTION(n, label, hdlr) \ |
83b4cfa3d Coding style clea... |
265 |
. = n; \ |
efa35cf12 ppc4xx: Clean up ... |
266 |
label: \ |
02032e8f1 [ppc] Fix build b... |
267 |
EXCEPTION_PROLOG(CSRR0, CSRR1); \ |
83b4cfa3d Coding style clea... |
268 |
addi r3,r1,STACK_FRAME_OVERHEAD; \ |
fc4e18878 ppc: Loose GOT ac... |
269 270 |
EXC_XFER_TEMPLATE(label, hdlr, \ MSR_KERNEL & ~(MSR_ME|MSR_DE|MSR_CE), NOCOPY) \ |
efa35cf12 ppc4xx: Clean up ... |
271 |
|
efa35cf12 ppc4xx: Clean up ... |
272 |
#define MCK_EXCEPTION(n, label, hdlr) \ |
83b4cfa3d Coding style clea... |
273 |
. = n; \ |
efa35cf12 ppc4xx: Clean up ... |
274 |
label: \ |
83b4cfa3d Coding style clea... |
275 |
EXCEPTION_PROLOG(MCSRR0, MCSRR1); \ |
83b4cfa3d Coding style clea... |
276 |
addi r3,r1,STACK_FRAME_OVERHEAD; \ |
fc4e18878 ppc: Loose GOT ac... |
277 278 |
EXC_XFER_TEMPLATE(label, hdlr, \ MSR_KERNEL & ~(MSR_ME|MSR_DE|MSR_CE), NOCOPY) \ |
d62589d5f Initial revision |
279 |
|
96d2bb952 powerpc/mpc85xx: ... |
280 |
#endif /* !E500 */ |
d62589d5f Initial revision |
281 |
#endif /* __PPC_ASM_TMPL__ */ |