Blame view
include/pch.h
2.5 KB
ca831f493
|
1 2 3 4 5 6 7 8 9 |
/* * Copyright (c) 2015 Google, Inc * Written by Simon Glass <sjg@chromium.org> * * SPDX-License-Identifier: GPL-2.0+ */ #ifndef __pch_h #define __pch_h |
1ff4f321b
|
10 11 12 |
#define PCH_RCBA 0xf0 #define BIOS_CTRL_BIOSWE BIT(0) |
ca831f493
|
13 14 15 |
/* Operations for the Platform Controller Hub */ struct pch_ops { /** |
3e389d8ba
|
16 |
* get_spi_base() - get the address of SPI base |
ca831f493
|
17 18 19 20 21 |
* * @dev: PCH device to check * @sbasep: Returns address of SPI base if available, else 0 * @return 0 if OK, -ve on error (e.g. there is no SPI base) */ |
3e389d8ba
|
22 |
int (*get_spi_base)(struct udevice *dev, ulong *sbasep); |
ca831f493
|
23 24 |
/** |
ca831f493
|
25 26 27 28 29 30 31 32 |
* set_spi_protect() - set whether SPI flash is protected or not * * @dev: PCH device to adjust * @protect: true to protect, false to unprotect * * @return 0 on success, -ENOSYS if not implemented */ int (*set_spi_protect)(struct udevice *dev, bool protect); |
384980c68
|
33 34 35 36 37 38 39 40 41 |
/** * get_gpio_base() - get the address of GPIO base * * @dev: PCH device to check * @gbasep: Returns address of GPIO base if available, else 0 * @return 0 if OK, -ve on error (e.g. there is no GPIO base) */ int (*get_gpio_base)(struct udevice *dev, u32 *gbasep); |
79d4eb627
|
42 43 44 45 46 47 48 49 50 |
/** * get_io_base() - get the address of IO base * * @dev: PCH device to check * @iobasep: Returns address of IO base if available, else 0 * @return 0 if OK, -ve on error (e.g. there is no IO base) */ int (*get_io_base)(struct udevice *dev, u32 *iobasep); |
ca831f493
|
51 52 53 54 55 |
}; #define pch_get_ops(dev) ((struct pch_ops *)(dev)->driver->ops) /** |
3e389d8ba
|
56 |
* pch_get_spi_base() - get the address of SPI base |
ca831f493
|
57 58 59 60 61 |
* * @dev: PCH device to check * @sbasep: Returns address of SPI base if available, else 0 * @return 0 if OK, -ve on error (e.g. there is no SPI base) */ |
3e389d8ba
|
62 |
int pch_get_spi_base(struct udevice *dev, ulong *sbasep); |
ca831f493
|
63 64 |
/** |
ca831f493
|
65 66 67 68 69 70 71 72 |
* set_spi_protect() - set whether SPI flash is protected or not * * @dev: PCH device to adjust * @protect: true to protect, false to unprotect * * @return 0 on success, -ENOSYS if not implemented */ int pch_set_spi_protect(struct udevice *dev, bool protect); |
384980c68
|
73 74 75 76 77 78 79 80 |
/** * pch_get_gpio_base() - get the address of GPIO base * * @dev: PCH device to check * @gbasep: Returns address of GPIO base if available, else 0 * @return 0 if OK, -ve on error (e.g. there is no GPIO base) */ int pch_get_gpio_base(struct udevice *dev, u32 *gbasep); |
79d4eb627
|
81 82 83 84 85 86 87 88 |
/** * pch_get_io_base() - get the address of IO base * * @dev: PCH device to check * @iobasep: Returns address of IO base if available, else 0 * @return 0 if OK, -ve on error (e.g. there is no IO base) */ int pch_get_io_base(struct udevice *dev, u32 *iobasep); |
ca831f493
|
89 |
#endif |