Blame view
include/configs/T104xRDB.h
27.5 KB
062ef1a66 powerpc/t104xrdb:... |
1 |
/* |
f4c3917a3 powerpc/t104xrdb:... |
2 3 4 5 |
+ * Copyright 2014 Freescale Semiconductor, Inc. + * + * SPDX-License-Identifier: GPL-2.0+ + */ |
062ef1a66 powerpc/t104xrdb:... |
6 7 8 9 10 |
#ifndef __CONFIG_H #define __CONFIG_H /* |
f4c3917a3 powerpc/t104xrdb:... |
11 |
* T104x RDB board configuration file |
062ef1a66 powerpc/t104xrdb:... |
12 |
*/ |
9f074e67f powerpc/mpc85xx:P... |
13 |
#include <asm/config_mpc85xx.h> |
062ef1a66 powerpc/t104xrdb:... |
14 |
#ifdef CONFIG_RAMBOOT_PBL |
aa36c84ed powerpc/mpc85xx: ... |
15 16 |
#ifndef CONFIG_SECURE_BOOT |
18c014454 board/t104xrdb: A... |
17 |
#define CONFIG_SYS_FSL_PBL_PBI $(SRCTREE)/board/freescale/t104xrdb/t104x_pbi.cfg |
aa36c84ed powerpc/mpc85xx: ... |
18 19 20 21 |
#else #define CONFIG_SYS_FSL_PBL_PBI \ $(SRCTREE)/board/freescale/t104xrdb/t104x_pbi_sb.cfg #endif |
18c014454 board/t104xrdb: A... |
22 23 |
#define CONFIG_SPL_FLUSH_IMAGE #define CONFIG_SPL_TARGET "u-boot-with-spl.bin" |
18c014454 board/t104xrdb: A... |
24 25 26 27 28 29 30 |
#define CONFIG_SPL_TEXT_BASE 0xFFFD8000 #define CONFIG_SPL_PAD_TO 0x40000 #define CONFIG_SPL_MAX_SIZE 0x28000 #ifdef CONFIG_SPL_BUILD #define CONFIG_SPL_SKIP_RELOCATE #define CONFIG_SPL_COMMON_INIT_DDR #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE |
18c014454 board/t104xrdb: A... |
31 32 33 34 35 |
#endif #define RESET_VECTOR_OFFSET 0x27FFC #define BOOT_PAGE_OFFSET 0x27000 #ifdef CONFIG_NAND |
aa36c84ed powerpc/mpc85xx: ... |
36 37 38 39 40 41 42 43 44 |
#ifdef CONFIG_SECURE_BOOT #define CONFIG_U_BOOT_HDR_SIZE (16 << 10) /* * HDR would be appended at end of image and copied to DDR along * with U-Boot image. */ #define CONFIG_SYS_NAND_U_BOOT_SIZE ((768 << 10) + \ CONFIG_U_BOOT_HDR_SIZE) #else |
18c014454 board/t104xrdb: A... |
45 |
#define CONFIG_SYS_NAND_U_BOOT_SIZE (768 << 10) |
aa36c84ed powerpc/mpc85xx: ... |
46 |
#endif |
ce249d956 powerpc/t104xrdb:... |
47 48 |
#define CONFIG_SYS_NAND_U_BOOT_DST 0x30000000 #define CONFIG_SYS_NAND_U_BOOT_START 0x30000000 |
18c014454 board/t104xrdb: A... |
49 50 |
#define CONFIG_SYS_NAND_U_BOOT_OFFS (256 << 10) #define CONFIG_SYS_LDSCRIPT "arch/powerpc/cpu/mpc85xx/u-boot-nand.lds" |
6fcddd098 powerpc: T1040RDB... |
51 |
#ifdef CONFIG_TARGET_T1040RDB |
ec90ac735 Txxx/RCW: Split u... |
52 53 54 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1040_nand_rcw.cfg #endif |
55ed8ae36 powerpc: T1042RDB... |
55 |
#ifdef CONFIG_TARGET_T1042RDB_PI |
ec90ac735 Txxx/RCW: Split u... |
56 57 58 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1042_pi_nand_rcw.cfg #endif |
0167369cf powerpc: T1042RDB... |
59 |
#ifdef CONFIG_TARGET_T1042RDB |
ec90ac735 Txxx/RCW: Split u... |
60 61 62 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1042_nand_rcw.cfg #endif |
a016735c7 powerpc: T1040D4R... |
63 |
#ifdef CONFIG_TARGET_T1040D4RDB |
ec90ac735 Txxx/RCW: Split u... |
64 65 66 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1040d4_nand_rcw.cfg #endif |
319ed24a8 powerpc: T1042D4R... |
67 |
#ifdef CONFIG_TARGET_T1042D4RDB |
ec90ac735 Txxx/RCW: Split u... |
68 69 70 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1042d4_nand_rcw.cfg #endif |
18c014454 board/t104xrdb: A... |
71 72 73 74 |
#define CONFIG_SPL_NAND_BOOT #endif #ifdef CONFIG_SPIFLASH |
ce249d956 powerpc/t104xrdb:... |
75 |
#define CONFIG_RESET_VECTOR_ADDRESS 0x30000FFC |
18c014454 board/t104xrdb: A... |
76 77 |
#define CONFIG_SPL_SPI_FLASH_MINIMAL #define CONFIG_SYS_SPI_FLASH_U_BOOT_SIZE (768 << 10) |
ce249d956 powerpc/t104xrdb:... |
78 79 |
#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x30000000) #define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x30000000) |
18c014454 board/t104xrdb: A... |
80 81 82 83 84 |
#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (256 << 10) #define CONFIG_SYS_LDSCRIPT "arch/powerpc/cpu/mpc85xx/u-boot.lds" #ifndef CONFIG_SPL_BUILD #define CONFIG_SYS_MPC85XX_NO_RESETVEC #endif |
6fcddd098 powerpc: T1040RDB... |
85 |
#ifdef CONFIG_TARGET_T1040RDB |
ec90ac735 Txxx/RCW: Split u... |
86 87 88 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1040_spi_rcw.cfg #endif |
55ed8ae36 powerpc: T1042RDB... |
89 |
#ifdef CONFIG_TARGET_T1042RDB_PI |
ec90ac735 Txxx/RCW: Split u... |
90 91 92 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1042_pi_spi_rcw.cfg #endif |
0167369cf powerpc: T1042RDB... |
93 |
#ifdef CONFIG_TARGET_T1042RDB |
ec90ac735 Txxx/RCW: Split u... |
94 95 96 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1042_spi_rcw.cfg #endif |
a016735c7 powerpc: T1040D4R... |
97 |
#ifdef CONFIG_TARGET_T1040D4RDB |
ec90ac735 Txxx/RCW: Split u... |
98 99 100 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1040d4_spi_rcw.cfg #endif |
319ed24a8 powerpc: T1042D4R... |
101 |
#ifdef CONFIG_TARGET_T1042D4RDB |
ec90ac735 Txxx/RCW: Split u... |
102 103 104 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1042d4_spi_rcw.cfg #endif |
18c014454 board/t104xrdb: A... |
105 106 107 108 |
#define CONFIG_SPL_SPI_BOOT #endif #ifdef CONFIG_SDCARD |
ce249d956 powerpc/t104xrdb:... |
109 |
#define CONFIG_RESET_VECTOR_ADDRESS 0x30000FFC |
18c014454 board/t104xrdb: A... |
110 |
#define CONFIG_SYS_MMC_U_BOOT_SIZE (768 << 10) |
ce249d956 powerpc/t104xrdb:... |
111 112 |
#define CONFIG_SYS_MMC_U_BOOT_DST (0x30000000) #define CONFIG_SYS_MMC_U_BOOT_START (0x30000000) |
18c014454 board/t104xrdb: A... |
113 114 115 116 117 |
#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10) #define CONFIG_SYS_LDSCRIPT "arch/powerpc/cpu/mpc85xx/u-boot.lds" #ifndef CONFIG_SPL_BUILD #define CONFIG_SYS_MPC85XX_NO_RESETVEC #endif |
6fcddd098 powerpc: T1040RDB... |
118 |
#ifdef CONFIG_TARGET_T1040RDB |
ec90ac735 Txxx/RCW: Split u... |
119 120 121 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1040_sd_rcw.cfg #endif |
55ed8ae36 powerpc: T1042RDB... |
122 |
#ifdef CONFIG_TARGET_T1042RDB_PI |
ec90ac735 Txxx/RCW: Split u... |
123 124 125 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1042_pi_sd_rcw.cfg #endif |
0167369cf powerpc: T1042RDB... |
126 |
#ifdef CONFIG_TARGET_T1042RDB |
ec90ac735 Txxx/RCW: Split u... |
127 128 129 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1042_sd_rcw.cfg #endif |
a016735c7 powerpc: T1040D4R... |
130 |
#ifdef CONFIG_TARGET_T1040D4RDB |
ec90ac735 Txxx/RCW: Split u... |
131 132 133 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1040d4_sd_rcw.cfg #endif |
319ed24a8 powerpc: T1042D4R... |
134 |
#ifdef CONFIG_TARGET_T1042D4RDB |
ec90ac735 Txxx/RCW: Split u... |
135 136 137 |
#define CONFIG_SYS_FSL_PBL_RCW \ $(SRCTREE)/board/freescale/t104xrdb/t1042d4_sd_rcw.cfg #endif |
18c014454 board/t104xrdb: A... |
138 139 |
#define CONFIG_SPL_MMC_BOOT #endif |
062ef1a66 powerpc/t104xrdb:... |
140 141 142 |
#endif /* High Level Configuration Options */ |
062ef1a66 powerpc/t104xrdb:... |
143 |
#define CONFIG_SYS_BOOK3E_HV /* Category E.HV supported */ |
062ef1a66 powerpc/t104xrdb:... |
144 |
#define CONFIG_MP /* support multiple processors */ |
5303a3dea mpc85xx: Add deep... |
145 146 |
/* support deep sleep */ #define CONFIG_DEEP_SLEEP |
5303a3dea mpc85xx: Add deep... |
147 |
|
062ef1a66 powerpc/t104xrdb:... |
148 149 150 151 152 |
#ifndef CONFIG_RESET_VECTOR_ADDRESS #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc #endif #define CONFIG_SYS_FSL_CPC /* Corenet Platform Cache */ |
51370d561 ddr: fsl: Merge m... |
153 |
#define CONFIG_SYS_NUM_CPC CONFIG_SYS_NUM_DDR_CTLRS |
062ef1a66 powerpc/t104xrdb:... |
154 |
#define CONFIG_PCI_INDIRECT_BRIDGE |
b38eaec53 include/configs: ... |
155 156 157 158 |
#define CONFIG_PCIE1 /* PCIE controller 1 */ #define CONFIG_PCIE2 /* PCIE controller 2 */ #define CONFIG_PCIE3 /* PCIE controller 3 */ #define CONFIG_PCIE4 /* PCIE controller 4 */ |
062ef1a66 powerpc/t104xrdb:... |
159 160 161 |
#define CONFIG_FSL_PCI_INIT /* Use common FSL init code */ #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */ |
062ef1a66 powerpc/t104xrdb:... |
162 |
#define CONFIG_ENV_OVERWRITE |
e856bdcfb flash: complete C... |
163 |
#ifdef CONFIG_MTD_NOR_FLASH |
062ef1a66 powerpc/t104xrdb:... |
164 165 166 167 |
#define CONFIG_FLASH_CFI_DRIVER #define CONFIG_SYS_FLASH_CFI #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE #endif |
062ef1a66 powerpc/t104xrdb:... |
168 169 |
#if defined(CONFIG_SPIFLASH) #define CONFIG_SYS_EXTRA_ENV_RELOC |
062ef1a66 powerpc/t104xrdb:... |
170 171 172 173 174 |
#define CONFIG_ENV_SIZE 0x2000 /* 8KB */ #define CONFIG_ENV_OFFSET 0x100000 /* 1MB */ #define CONFIG_ENV_SECT_SIZE 0x10000 #elif defined(CONFIG_SDCARD) #define CONFIG_SYS_EXTRA_ENV_RELOC |
062ef1a66 powerpc/t104xrdb:... |
175 176 |
#define CONFIG_SYS_MMC_ENV_DEV 0 #define CONFIG_ENV_SIZE 0x2000 |
18c014454 board/t104xrdb: A... |
177 |
#define CONFIG_ENV_OFFSET (512 * 0x800) |
062ef1a66 powerpc/t104xrdb:... |
178 |
#elif defined(CONFIG_NAND) |
aa36c84ed powerpc/mpc85xx: ... |
179 180 181 182 |
#ifdef CONFIG_SECURE_BOOT #define CONFIG_RAMBOOT_NAND #define CONFIG_BOOTSCRIPT_COPY_RAM #endif |
062ef1a66 powerpc/t104xrdb:... |
183 |
#define CONFIG_SYS_EXTRA_ENV_RELOC |
18c014454 board/t104xrdb: A... |
184 |
#define CONFIG_ENV_SIZE 0x2000 |
e222b1f36 powerpc/mpc85xx:I... |
185 |
#define CONFIG_ENV_OFFSET (3 * CONFIG_SYS_NAND_BLOCK_SIZE) |
062ef1a66 powerpc/t104xrdb:... |
186 |
#else |
062ef1a66 powerpc/t104xrdb:... |
187 188 189 190 |
#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE) #define CONFIG_ENV_SIZE 0x2000 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */ #endif |
062ef1a66 powerpc/t104xrdb:... |
191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 |
#define CONFIG_SYS_CLK_FREQ 100000000 #define CONFIG_DDR_CLK_FREQ 66666666 /* * These can be toggled for performance analysis, otherwise use default. */ #define CONFIG_SYS_CACHE_STASHING #define CONFIG_BACKSIDE_L2_CACHE #define CONFIG_SYS_INIT_L2CSR0 L2CSR0_L2E #define CONFIG_BTB /* toggle branch predition */ #define CONFIG_DDR_ECC #ifdef CONFIG_DDR_ECC #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER #define CONFIG_MEM_INIT_VALUE 0xdeadbeef #endif #define CONFIG_ENABLE_36BIT_PHYS #define CONFIG_ADDR_MAP #define CONFIG_SYS_NUM_ADDR_MAP 64 /* number of TLB1 entries */ #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */ #define CONFIG_SYS_MEMTEST_END 0x00400000 #define CONFIG_SYS_ALT_MEMTEST |
062ef1a66 powerpc/t104xrdb:... |
216 217 218 219 220 |
/* * Config the L3 Cache as L3 SRAM */ #define CONFIG_SYS_INIT_L3_ADDR 0xFFFC0000 |
aa36c84ed powerpc/mpc85xx: ... |
221 222 223 224 225 226 |
/* * For Secure Boot CONFIG_SYS_INIT_L3_ADDR will be redefined and hence * Physical address (CONFIG_SYS_INIT_L3_ADDR) and virtual address * (CONFIG_SYS_INIT_L3_VADDR) will be different. */ #define CONFIG_SYS_INIT_L3_VADDR 0xFFFC0000 |
18c014454 board/t104xrdb: A... |
227 |
#define CONFIG_SYS_L3_SIZE 256 << 10 |
aa36c84ed powerpc/mpc85xx: ... |
228 |
#define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L3_VADDR + 32 * 1024) |
18c014454 board/t104xrdb: A... |
229 230 231 232 233 234 235 |
#ifdef CONFIG_RAMBOOT_PBL #define CONFIG_ENV_ADDR (CONFIG_SPL_GD_ADDR + 4 * 1024) #endif #define CONFIG_SPL_RELOC_MALLOC_ADDR (CONFIG_SPL_GD_ADDR + 12 * 1024) #define CONFIG_SPL_RELOC_MALLOC_SIZE (30 << 10) #define CONFIG_SPL_RELOC_STACK (CONFIG_SPL_GD_ADDR + 64 * 1024) #define CONFIG_SPL_RELOC_STACK_SIZE (22 << 10) |
062ef1a66 powerpc/t104xrdb:... |
236 237 238 239 240 241 242 243 244 245 |
#define CONFIG_SYS_DCSRBAR 0xf0000000 #define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull /* * DDR Setup */ #define CONFIG_VERY_BIG_RAM #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE |
062ef1a66 powerpc/t104xrdb:... |
246 |
#define CONFIG_DIMM_SLOTS_PER_CTLR 1 |
96ac18c9c powerpc/t104xrdb:... |
247 |
#define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR) |
062ef1a66 powerpc/t104xrdb:... |
248 249 |
#define CONFIG_DDR_SPD |
062ef1a66 powerpc/t104xrdb:... |
250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 |
#define CONFIG_SYS_SPD_BUS_NUM 0 #define SPD_EEPROM_ADDRESS 0x51 #define CONFIG_SYS_SDRAM_SIZE 4096 /* for fixed parameter use */ /* * IFC Definitions */ #define CONFIG_SYS_FLASH_BASE 0xe8000000 #define CONFIG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CONFIG_SYS_FLASH_BASE) #define CONFIG_SYS_NOR_CSPR_EXT (0xf) #define CONFIG_SYS_NOR_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE) | \ CSPR_PORT_SIZE_16 | \ CSPR_MSEL_NOR | \ CSPR_V) #define CONFIG_SYS_NOR_AMASK IFC_AMASK(128*1024*1024) |
377ffcfab powerpc/mpc85xx: ... |
268 269 270 271 272 |
/* * TDM Definition */ #define T1040_TDM_QUIRK_CCSR_BASE 0xfe000000 |
062ef1a66 powerpc/t104xrdb:... |
273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 |
/* NOR Flash Timing Params */ #define CONFIG_SYS_NOR_CSOR CSOR_NAND_TRHZ_80 #define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x4) | \ FTIM0_NOR_TEADC(0x5) | \ FTIM0_NOR_TEAHC(0x5)) #define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x35) | \ FTIM1_NOR_TRAD_NOR(0x1A) |\ FTIM1_NOR_TSEQRAD_NOR(0x13)) #define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x4) | \ FTIM2_NOR_TCH(0x4) | \ FTIM2_NOR_TWPH(0x0E) | \ FTIM2_NOR_TWP(0x1c)) #define CONFIG_SYS_NOR_FTIM3 0x0 #define CONFIG_SYS_FLASH_QUIET_TEST #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */ #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */ #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */ #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ #define CONFIG_SYS_FLASH_EMPTY_INFO #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS} /* CPLD on IFC */ |
55153d6c3 board/t104xrdb: A... |
299 300 301 302 303 304 305 |
#define CPLD_LBMAP_MASK 0x3F #define CPLD_BANK_SEL_MASK 0x07 #define CPLD_BANK_OVERRIDE 0x40 #define CPLD_LBMAP_ALTBANK 0x44 /* BANK OR | BANK 4 */ #define CPLD_LBMAP_DFLTBANK 0x40 /* BANK OR | BANK0 */ #define CPLD_LBMAP_RESET 0xFF #define CPLD_LBMAP_SHIFT 0x03 |
4b6067ae9 powerpc/T104xD4RD... |
306 |
|
55ed8ae36 powerpc: T1042RDB... |
307 |
#if defined(CONFIG_TARGET_T1042RDB_PI) |
cf8ddacff powerpc/t1042RDB:... |
308 |
#define CPLD_DIU_SEL_DFP 0x80 |
319ed24a8 powerpc: T1042D4R... |
309 |
#elif defined(CONFIG_TARGET_T1042D4RDB) |
4b6067ae9 powerpc/T104xD4RD... |
310 311 |
#define CPLD_DIU_SEL_DFP 0xc0 #endif |
a016735c7 powerpc: T1040D4R... |
312 |
#if defined(CONFIG_TARGET_T1040D4RDB) |
4b6067ae9 powerpc/T104xD4RD... |
313 314 315 316 317 318 319 320 321 |
#define CPLD_INT_MASK_ALL 0xFF #define CPLD_INT_MASK_THERM 0x80 #define CPLD_INT_MASK_DVI_DFP 0x40 #define CPLD_INT_MASK_QSGMII1 0x20 #define CPLD_INT_MASK_QSGMII2 0x10 #define CPLD_INT_MASK_SGMI1 0x08 #define CPLD_INT_MASK_SGMI2 0x04 #define CPLD_INT_MASK_TDMR1 0x02 #define CPLD_INT_MASK_TDMR2 0x01 |
cf8ddacff powerpc/t1042RDB:... |
322 |
#endif |
55153d6c3 board/t104xrdb: A... |
323 |
|
062ef1a66 powerpc/t104xrdb:... |
324 325 |
#define CONFIG_SYS_CPLD_BASE 0xffdf0000 #define CONFIG_SYS_CPLD_BASE_PHYS (0xf00000000ull | CONFIG_SYS_CPLD_BASE) |
9b444be32 powerpc/t104xrdb:... |
326 |
#define CONFIG_SYS_CSPR2_EXT (0xf) |
062ef1a66 powerpc/t104xrdb:... |
327 328 329 330 331 332 333 334 335 336 337 338 339 |
#define CONFIG_SYS_CSPR2 (CSPR_PHYS_ADDR(CONFIG_SYS_CPLD_BASE_PHYS) \ | CSPR_PORT_SIZE_8 \ | CSPR_MSEL_GPCM \ | CSPR_V) #define CONFIG_SYS_AMASK2 IFC_AMASK(64*1024) #define CONFIG_SYS_CSOR2 0x0 /* CPLD Timing parameters for IFC CS2 */ #define CONFIG_SYS_CS2_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \ FTIM0_GPCM_TEADC(0x0e) | \ FTIM0_GPCM_TEAHC(0x0e)) #define CONFIG_SYS_CS2_FTIM1 (FTIM1_GPCM_TACO(0x0e) | \ FTIM1_GPCM_TRAD(0x1f)) #define CONFIG_SYS_CS2_FTIM2 (FTIM2_GPCM_TCS(0x0e) | \ |
de5191631 powerpc/ifc: fix ... |
340 |
FTIM2_GPCM_TCH(0x8) | \ |
062ef1a66 powerpc/t104xrdb:... |
341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 |
FTIM2_GPCM_TWP(0x1f)) #define CONFIG_SYS_CS2_FTIM3 0x0 /* NAND Flash on IFC */ #define CONFIG_NAND_FSL_IFC #define CONFIG_SYS_NAND_BASE 0xff800000 #define CONFIG_SYS_NAND_BASE_PHYS (0xf00000000ull | CONFIG_SYS_NAND_BASE) #define CONFIG_SYS_NAND_CSPR_EXT (0xf) #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ | CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \ | CSPR_MSEL_NAND /* MSEL = NAND */ \ | CSPR_V) #define CONFIG_SYS_NAND_AMASK IFC_AMASK(64*1024) #define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \ | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \ | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \ | CSOR_NAND_RAL_3 /* RAL = 3Byes */ \ | CSOR_NAND_PGS_4K /* Page Size = 4K */ \ | CSOR_NAND_SPRZ_224/* Spare size = 224 */ \ | CSOR_NAND_PB(64)) /*Pages Per Block = 64*/ #define CONFIG_SYS_NAND_ONFI_DETECTION /* ONFI NAND Flash mode0 Timing Params */ #define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07) | \ FTIM0_NAND_TWP(0x18) | \ FTIM0_NAND_TWCHT(0x07) | \ FTIM0_NAND_TWH(0x0a)) #define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \ FTIM1_NAND_TWBE(0x39) | \ FTIM1_NAND_TRR(0x0e) | \ FTIM1_NAND_TRP(0x18)) #define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \ FTIM2_NAND_TREH(0x0a) | \ FTIM2_NAND_TWHRE(0x1e)) #define CONFIG_SYS_NAND_FTIM3 0x0 #define CONFIG_SYS_NAND_DDR_LAW 11 #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE } #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
062ef1a66 powerpc/t104xrdb:... |
383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 |
#define CONFIG_SYS_NAND_BLOCK_SIZE (512 * 1024) #if defined(CONFIG_NAND) #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR #define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK #define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0 #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1 #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2 #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3 #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR_CSPR_EXT #define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR_CSPR #define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK #define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0 #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1 #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2 #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3 #else #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR_CSPR_EXT #define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR_CSPR #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0 #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1 #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2 #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3 #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NAND_CSPR_EXT #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR #define CONFIG_SYS_AMASK1 CONFIG_SYS_NAND_AMASK #define CONFIG_SYS_CSOR1 CONFIG_SYS_NAND_CSOR #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NAND_FTIM0 #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NAND_FTIM1 #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NAND_FTIM2 #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NAND_FTIM3 #endif |
18c014454 board/t104xrdb: A... |
421 422 423 424 425 |
#ifdef CONFIG_SPL_BUILD #define CONFIG_SYS_MONITOR_BASE CONFIG_SPL_TEXT_BASE #else #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ #endif |
062ef1a66 powerpc/t104xrdb:... |
426 427 428 429 |
#if defined(CONFIG_RAMBOOT_PBL) #define CONFIG_SYS_RAMBOOT #endif |
9f074e67f powerpc/mpc85xx:P... |
430 431 432 433 434 |
#ifdef CONFIG_SYS_FSL_ERRATUM_A008044 #if defined(CONFIG_NAND) #define CONFIG_A008044_WORKAROUND #endif #endif |
062ef1a66 powerpc/t104xrdb:... |
435 436 437 438 439 440 441 442 443 444 |
#define CONFIG_BOARD_EARLY_INIT_R #define CONFIG_MISC_INIT_R #define CONFIG_HWCONFIG /* define to use L1 as initial stack */ #define CONFIG_L1_INIT_RAM #define CONFIG_SYS_INIT_RAM_LOCK #define CONFIG_SYS_INIT_RAM_ADDR 0xfdd00000 /* Initial L1 address */ #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0xf |
b3142e2cf powerpc: configs:... |
445 |
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW 0xfe03c000 |
062ef1a66 powerpc/t104xrdb:... |
446 447 448 449 450 451 452 453 454 |
/* The assembler doesn't like typecast */ #define CONFIG_SYS_INIT_RAM_ADDR_PHYS \ ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \ CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW) #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \ GENERATED_GBL_DATA_SIZE) #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
9307cbaba powerpc/mpc85xx:U... |
455 |
#define CONFIG_SYS_MONITOR_LEN (768 * 1024) |
062ef1a66 powerpc/t104xrdb:... |
456 457 458 459 460 461 462 |
#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024) /* Serial Port - controlled on board with jumper J8 * open - index 2 * shorted - index 1 */ #define CONFIG_CONS_INDEX 1 |
062ef1a66 powerpc/t104xrdb:... |
463 464 465 466 467 468 469 470 471 472 473 |
#define CONFIG_SYS_NS16550_SERIAL #define CONFIG_SYS_NS16550_REG_SIZE 1 #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0)/2) #define CONFIG_SYS_BAUDRATE_TABLE \ {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200} #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x11C500) #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x11C600) #define CONFIG_SYS_NS16550_COM3 (CONFIG_SYS_CCSRBAR+0x11D500) #define CONFIG_SYS_NS16550_COM4 (CONFIG_SYS_CCSRBAR+0x11D600) |
062ef1a66 powerpc/t104xrdb:... |
474 |
|
319ed24a8 powerpc: T1042D4R... |
475 |
#if defined(CONFIG_TARGET_T1042RDB_PI) || defined(CONFIG_TARGET_T1042D4RDB) |
cf8ddacff powerpc/t1042RDB:... |
476 477 478 479 480 481 |
/* Video */ #define CONFIG_FSL_DIU_FB #ifdef CONFIG_FSL_DIU_FB #define CONFIG_FSL_DIU_CH7301 #define CONFIG_SYS_DIU_ADDR (CONFIG_SYS_CCSRBAR + 0x180000) |
cf8ddacff powerpc/t1042RDB:... |
482 483 484 485 |
#define CONFIG_VIDEO_LOGO #define CONFIG_VIDEO_BMP_LOGO #endif #endif |
062ef1a66 powerpc/t104xrdb:... |
486 487 488 489 |
/* I2C */ #define CONFIG_SYS_I2C #define CONFIG_SYS_I2C_FSL /* Use FSL common I2C driver */ #define CONFIG_SYS_FSL_I2C_SPEED 400000 /* I2C speed in Hz */ |
b0d97cd2e powerpc/t1040: up... |
490 491 492 |
#define CONFIG_SYS_FSL_I2C2_SPEED 400000 #define CONFIG_SYS_FSL_I2C3_SPEED 400000 #define CONFIG_SYS_FSL_I2C4_SPEED 400000 |
062ef1a66 powerpc/t104xrdb:... |
493 |
#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F |
062ef1a66 powerpc/t104xrdb:... |
494 |
#define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F |
b0d97cd2e powerpc/t1040: up... |
495 496 |
#define CONFIG_SYS_FSL_I2C3_SLAVE 0x7F #define CONFIG_SYS_FSL_I2C4_SLAVE 0x7F |
062ef1a66 powerpc/t104xrdb:... |
497 |
#define CONFIG_SYS_FSL_I2C_OFFSET 0x118000 |
b0d97cd2e powerpc/t1040: up... |
498 499 500 |
#define CONFIG_SYS_FSL_I2C2_OFFSET 0x118100 #define CONFIG_SYS_FSL_I2C3_OFFSET 0x119000 #define CONFIG_SYS_FSL_I2C4_OFFSET 0x119100 |
062ef1a66 powerpc/t104xrdb:... |
501 502 503 504 |
/* I2C bus multiplexer */ #define I2C_MUX_PCA_ADDR 0x70 #define I2C_MUX_CH_DEFAULT 0x8 |
f4c3917a3 powerpc/t104xrdb:... |
505 |
|
78e569952 powerpc: T104xRDB... |
506 507 508 |
#if defined(CONFIG_TARGET_T1042RDB_PI) || \ defined(CONFIG_TARGET_T1040D4RDB) || \ defined(CONFIG_TARGET_T1042D4RDB) |
cf8ddacff powerpc/t1042RDB:... |
509 510 511 |
/* LDI/DVI Encoder for display */ #define CONFIG_SYS_I2C_LDI_ADDR 0x38 #define CONFIG_SYS_I2C_DVI_ADDR 0x75 |
f4c3917a3 powerpc/t104xrdb:... |
512 513 514 515 516 517 |
/* * RTC configuration */ #define RTC #define CONFIG_RTC_DS1337 1 #define CONFIG_SYS_I2C_RTC_ADDR 0x68 |
062ef1a66 powerpc/t104xrdb:... |
518 |
|
f4c3917a3 powerpc/t104xrdb:... |
519 520 521 |
/*DVI encoder*/ #define CONFIG_HDMI_ENCODER_I2C_ADDR 0x75 #endif |
062ef1a66 powerpc/t104xrdb:... |
522 523 524 525 |
/* * eSPI - Enhanced SPI */ |
7172de33b powerpc/t104xrdb:... |
526 |
#define CONFIG_SPI_FLASH_BAR |
062ef1a66 powerpc/t104xrdb:... |
527 528 |
#define CONFIG_SF_DEFAULT_SPEED 10000000 #define CONFIG_SF_DEFAULT_MODE 0 |
9b444be32 powerpc/t104xrdb:... |
529 530 531 532 |
#define CONFIG_ENV_SPI_BUS 0 #define CONFIG_ENV_SPI_CS 0 #define CONFIG_ENV_SPI_MAX_HZ 10000000 #define CONFIG_ENV_SPI_MODE 0 |
062ef1a66 powerpc/t104xrdb:... |
533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 |
/* * General PCI * Memory space is mapped 1-1, but I/O space must start from 0. */ #ifdef CONFIG_PCI /* controller 1, direct to uli, tgtid 3, Base address 20000 */ #ifdef CONFIG_PCIE1 #define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000 #define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000 #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull #define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000 /* 256M */ #define CONFIG_SYS_PCIE1_IO_VIRT 0xf8000000 #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000 #define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */ #endif /* controller 2, Slot 2, tgtid 2, Base address 201000 */ #ifdef CONFIG_PCIE2 #define CONFIG_SYS_PCIE2_MEM_VIRT 0x90000000 #define CONFIG_SYS_PCIE2_MEM_BUS 0xe0000000 #define CONFIG_SYS_PCIE2_MEM_PHYS 0xc10000000ull #define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000 /* 256M */ #define CONFIG_SYS_PCIE2_IO_VIRT 0xf8010000 #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000 #define CONFIG_SYS_PCIE2_IO_PHYS 0xff8010000ull #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */ #endif /* controller 3, Slot 1, tgtid 1, Base address 202000 */ #ifdef CONFIG_PCIE3 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xa0000000 #define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000 #define CONFIG_SYS_PCIE3_MEM_PHYS 0xc20000000ull #define CONFIG_SYS_PCIE3_MEM_SIZE 0x10000000 /* 256M */ #define CONFIG_SYS_PCIE3_IO_VIRT 0xf8020000 #define CONFIG_SYS_PCIE3_IO_BUS 0x00000000 #define CONFIG_SYS_PCIE3_IO_PHYS 0xff8020000ull #define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */ #endif /* controller 4, Base address 203000 */ #ifdef CONFIG_PCIE4 #define CONFIG_SYS_PCIE4_MEM_VIRT 0xb0000000 #define CONFIG_SYS_PCIE4_MEM_BUS 0xe0000000 #define CONFIG_SYS_PCIE4_MEM_PHYS 0xc30000000ull #define CONFIG_SYS_PCIE4_MEM_SIZE 0x10000000 /* 256M */ #define CONFIG_SYS_PCIE4_IO_VIRT 0xf8030000 #define CONFIG_SYS_PCIE4_IO_BUS 0x00000000 #define CONFIG_SYS_PCIE4_IO_PHYS 0xff8030000ull #define CONFIG_SYS_PCIE4_IO_SIZE 0x00010000 /* 64k */ #endif |
062ef1a66 powerpc/t104xrdb:... |
587 |
#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ |
062ef1a66 powerpc/t104xrdb:... |
588 589 590 591 592 |
#endif /* CONFIG_PCI */ /* SATA */ #define CONFIG_FSL_SATA_V2 #ifdef CONFIG_FSL_SATA_V2 |
062ef1a66 powerpc/t104xrdb:... |
593 594 595 596 597 598 |
#define CONFIG_SYS_SATA_MAX_DEVICE 1 #define CONFIG_SATA1 #define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA #define CONFIG_LBA48 |
062ef1a66 powerpc/t104xrdb:... |
599 600 601 602 603 604 605 606 |
#endif /* * USB */ #define CONFIG_HAS_FSL_DR_USB #ifdef CONFIG_HAS_FSL_DR_USB |
8850c5d57 Kconfig: USB: Mig... |
607 |
#ifdef CONFIG_USB_EHCI_HCD |
062ef1a66 powerpc/t104xrdb:... |
608 609 |
#define CONFIG_USB_EHCI_FSL #define CONFIG_EHCI_HCD_INIT_AFTER_RESET |
e6a727fff powerpc/T104xRDB:... |
610 |
#define CONFIG_EHCI_DESC_BIG_ENDIAN |
062ef1a66 powerpc/t104xrdb:... |
611 612 |
#endif #endif |
062ef1a66 powerpc/t104xrdb:... |
613 614 615 |
#ifdef CONFIG_MMC #define CONFIG_FSL_ESDHC #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR |
062ef1a66 powerpc/t104xrdb:... |
616 617 618 619 |
#endif /* Qman/Bman */ #ifndef CONFIG_NOBQFMAN |
2a8b34220 powerpc/T10xx: Fi... |
620 |
#define CONFIG_SYS_BMAN_NUM_PORTALS 10 |
062ef1a66 powerpc/t104xrdb:... |
621 622 623 |
#define CONFIG_SYS_BMAN_MEM_BASE 0xf4000000 #define CONFIG_SYS_BMAN_MEM_PHYS 0xff4000000ull #define CONFIG_SYS_BMAN_MEM_SIZE 0x02000000 |
3fa66db45 mpc85xx: inhibit ... |
624 625 626 627 628 629 630 631 |
#define CONFIG_SYS_BMAN_SP_CENA_SIZE 0x4000 #define CONFIG_SYS_BMAN_SP_CINH_SIZE 0x1000 #define CONFIG_SYS_BMAN_CENA_BASE CONFIG_SYS_BMAN_MEM_BASE #define CONFIG_SYS_BMAN_CENA_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1) #define CONFIG_SYS_BMAN_CINH_BASE (CONFIG_SYS_BMAN_MEM_BASE + \ CONFIG_SYS_BMAN_CENA_SIZE) #define CONFIG_SYS_BMAN_CINH_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1) #define CONFIG_SYS_BMAN_SWP_ISDR_REG 0xE08 |
2a8b34220 powerpc/T10xx: Fi... |
632 |
#define CONFIG_SYS_QMAN_NUM_PORTALS 10 |
062ef1a66 powerpc/t104xrdb:... |
633 634 635 |
#define CONFIG_SYS_QMAN_MEM_BASE 0xf6000000 #define CONFIG_SYS_QMAN_MEM_PHYS 0xff6000000ull #define CONFIG_SYS_QMAN_MEM_SIZE 0x02000000 |
3fa66db45 mpc85xx: inhibit ... |
636 637 638 639 640 641 642 643 |
#define CONFIG_SYS_QMAN_SP_CENA_SIZE 0x4000 #define CONFIG_SYS_QMAN_SP_CINH_SIZE 0x1000 #define CONFIG_SYS_QMAN_CENA_BASE CONFIG_SYS_QMAN_MEM_BASE #define CONFIG_SYS_QMAN_CENA_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1) #define CONFIG_SYS_QMAN_CINH_BASE (CONFIG_SYS_QMAN_MEM_BASE + \ CONFIG_SYS_QMAN_CENA_SIZE) #define CONFIG_SYS_QMAN_CINH_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1) #define CONFIG_SYS_QMAN_SWP_ISDR_REG 0xE08 |
062ef1a66 powerpc/t104xrdb:... |
644 645 646 |
#define CONFIG_SYS_DPAA_FMAN #define CONFIG_SYS_DPAA_PME |
59ff5d330 t1040rdb/qe: add ... |
647 648 |
#define CONFIG_QE #define CONFIG_U_QE |
062ef1a66 powerpc/t104xrdb:... |
649 650 651 652 653 654 655 |
/* Default address of microcode for the Linux Fman driver */ #if defined(CONFIG_SPIFLASH) /* * env is stored at 0x100000, sector size is 0x10000, ucode is stored after * env, so we got 0x110000. */ #define CONFIG_SYS_QE_FW_IN_SPIFLASH |
dcf1d774b QE/FMAN: modify C... |
656 |
#define CONFIG_SYS_FMAN_FW_ADDR 0x110000 |
062ef1a66 powerpc/t104xrdb:... |
657 658 659 |
#elif defined(CONFIG_SDCARD) /* * PBL SD boot image should stored at 0x1000(8 blocks), the size of the image is |
18c014454 board/t104xrdb: A... |
660 661 |
* about 1MB (2048 blocks), Env is stored after the image, and the env size is * 0x2000 (16 blocks), 8 + 2048 + 16 = 2072, enlarge it to 2080. |
062ef1a66 powerpc/t104xrdb:... |
662 663 |
*/ #define CONFIG_SYS_QE_FMAN_FW_IN_MMC |
18c014454 board/t104xrdb: A... |
664 |
#define CONFIG_SYS_FMAN_FW_ADDR (512 * 0x820) |
062ef1a66 powerpc/t104xrdb:... |
665 666 |
#elif defined(CONFIG_NAND) #define CONFIG_SYS_QE_FMAN_FW_IN_NAND |
18c014454 board/t104xrdb: A... |
667 |
#define CONFIG_SYS_FMAN_FW_ADDR (5 * CONFIG_SYS_NAND_BLOCK_SIZE) |
062ef1a66 powerpc/t104xrdb:... |
668 669 |
#else #define CONFIG_SYS_QE_FMAN_FW_IN_NOR |
dcf1d774b QE/FMAN: modify C... |
670 |
#define CONFIG_SYS_FMAN_FW_ADDR 0xEFF00000 |
18c014454 board/t104xrdb: A... |
671 |
#endif |
18c014454 board/t104xrdb: A... |
672 673 674 675 676 677 678 |
#if defined(CONFIG_SPIFLASH) #define CONFIG_SYS_QE_FW_ADDR 0x130000 #elif defined(CONFIG_SDCARD) #define CONFIG_SYS_QE_FW_ADDR (512 * 0x920) #elif defined(CONFIG_NAND) #define CONFIG_SYS_QE_FW_ADDR (7 * CONFIG_SYS_NAND_BLOCK_SIZE) #else |
59ff5d330 t1040rdb/qe: add ... |
679 |
#define CONFIG_SYS_QE_FW_ADDR 0xEFF10000 |
062ef1a66 powerpc/t104xrdb:... |
680 |
#endif |
18c014454 board/t104xrdb: A... |
681 |
|
062ef1a66 powerpc/t104xrdb:... |
682 683 684 685 686 687 688 689 690 691 692 |
#define CONFIG_SYS_QE_FMAN_FW_LENGTH 0x10000 #define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH) #endif /* CONFIG_NOBQFMAN */ #ifdef CONFIG_SYS_DPAA_FMAN #define CONFIG_FMAN_ENET #define CONFIG_PHY_VITESSE #define CONFIG_PHY_REALTEK #endif #ifdef CONFIG_FMAN_ENET |
0167369cf powerpc: T1042RDB... |
693 |
#if defined(CONFIG_TARGET_T1040RDB) || defined(CONFIG_TARGET_T1042RDB) |
4b6067ae9 powerpc/T104xD4RD... |
694 |
#define CONFIG_SYS_SGMII1_PHY_ADDR 0x03 |
a016735c7 powerpc: T1040D4R... |
695 |
#elif defined(CONFIG_TARGET_T1040D4RDB) |
94af6842d T104xD4RDB: Fix P... |
696 |
#define CONFIG_SYS_SGMII1_PHY_ADDR 0x01 |
319ed24a8 powerpc: T1042D4R... |
697 |
#elif defined(CONFIG_TARGET_T1042D4RDB) |
4b6067ae9 powerpc/T104xD4RD... |
698 699 700 701 |
#define CONFIG_SYS_SGMII1_PHY_ADDR 0x02 #define CONFIG_SYS_SGMII2_PHY_ADDR 0x03 #define CONFIG_SYS_SGMII3_PHY_ADDR 0x01 #endif |
78e569952 powerpc: T104xRDB... |
702 |
#if defined(CONFIG_TARGET_T1040D4RDB) || defined(CONFIG_TARGET_T1042D4RDB) |
4b6067ae9 powerpc/T104xD4RD... |
703 704 705 706 707 |
#define CONFIG_SYS_RGMII1_PHY_ADDR 0x04 #define CONFIG_SYS_RGMII2_PHY_ADDR 0x05 #else #define CONFIG_SYS_RGMII1_PHY_ADDR 0x01 #define CONFIG_SYS_RGMII2_PHY_ADDR 0x02 |
f4c3917a3 powerpc/t104xrdb:... |
708 |
#endif |
062ef1a66 powerpc/t104xrdb:... |
709 |
|
db4a1767c board/T1040rdb: A... |
710 |
/* Enable VSC9953 L2 Switch driver on T1040 SoC */ |
6fcddd098 powerpc: T1040RDB... |
711 |
#if defined(CONFIG_TARGET_T1040RDB) || defined(CONFIG_TARGET_T1040D4RDB) |
db4a1767c board/T1040rdb: A... |
712 |
#define CONFIG_VSC9953 |
6fcddd098 powerpc: T1040RDB... |
713 |
#ifdef CONFIG_TARGET_T1040RDB |
db4a1767c board/T1040rdb: A... |
714 715 |
#define CONFIG_SYS_FM1_QSGMII11_PHY_ADDR 0x04 #define CONFIG_SYS_FM1_QSGMII21_PHY_ADDR 0x08 |
4b6067ae9 powerpc/T104xD4RD... |
716 717 718 719 |
#else #define CONFIG_SYS_FM1_QSGMII11_PHY_ADDR 0x08 #define CONFIG_SYS_FM1_QSGMII21_PHY_ADDR 0x0c #endif |
db4a1767c board/T1040rdb: A... |
720 |
#endif |
062ef1a66 powerpc/t104xrdb:... |
721 |
#define CONFIG_MII /* MII PHY management */ |
714fd406d powerpc/t104xrdb:... |
722 |
#define CONFIG_ETHPRIME "FM1@DTSEC4" |
062ef1a66 powerpc/t104xrdb:... |
723 724 725 726 727 728 729 730 731 |
#endif /* * Environment */ #define CONFIG_LOADS_ECHO /* echo on for serial download */ #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */ /* |
062ef1a66 powerpc/t104xrdb:... |
732 733 |
* Miscellaneous configurable options */ |
062ef1a66 powerpc/t104xrdb:... |
734 |
#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ |
062ef1a66 powerpc/t104xrdb:... |
735 736 737 738 739 740 741 742 743 744 745 |
/* * For booting Linux, the board info and command line data * have to be in the first 64 MB of memory, since this is * the maximum mapped by the Linux kernel during initialization. */ #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial map for Linux*/ #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ #ifdef CONFIG_CMD_KGDB #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
062ef1a66 powerpc/t104xrdb:... |
746 747 748 |
#endif /* |
68b747397 powerpc/T1040: ad... |
749 750 |
* Dynamic MTD Partition support with mtdparts */ |
e856bdcfb flash: complete C... |
751 |
#ifdef CONFIG_MTD_NOR_FLASH |
68b747397 powerpc/T1040: ad... |
752 753 |
#define CONFIG_MTD_DEVICE #define CONFIG_MTD_PARTITIONS |
68b747397 powerpc/T1040: ad... |
754 |
#define CONFIG_FLASH_CFI_MTD |
68b747397 powerpc/T1040: ad... |
755 756 757 |
#endif /* |
062ef1a66 powerpc/t104xrdb:... |
758 759 760 761 762 763 764 765 |
* Environment Configuration */ #define CONFIG_ROOTPATH "/opt/nfsroot" #define CONFIG_BOOTFILE "uImage" #define CONFIG_UBOOTPATH "u-boot.bin" /* U-Boot image on TFTP server*/ /* default location for tftp and bootm */ #define CONFIG_LOADADDR 1000000 |
062ef1a66 powerpc/t104xrdb:... |
766 |
#define __USB_PHY_TYPE utmi |
363fb32ac powerpc/t104xrdb:... |
767 |
#define RAMDISKFILE "t104xrdb/ramdisk.uboot" |
062ef1a66 powerpc/t104xrdb:... |
768 |
|
6fcddd098 powerpc: T1040RDB... |
769 |
#ifdef CONFIG_TARGET_T1040RDB |
f4c3917a3 powerpc/t104xrdb:... |
770 |
#define FDTFILE "t1040rdb/t1040rdb.dtb" |
55ed8ae36 powerpc: T1042RDB... |
771 |
#elif defined(CONFIG_TARGET_T1042RDB_PI) |
363fb32ac powerpc/t104xrdb:... |
772 |
#define FDTFILE "t1042rdb_pi/t1042rdb_pi.dtb" |
0167369cf powerpc: T1042RDB... |
773 |
#elif defined(CONFIG_TARGET_T1042RDB) |
363fb32ac powerpc/t104xrdb:... |
774 |
#define FDTFILE "t1042rdb/t1042rdb.dtb" |
a016735c7 powerpc: T1040D4R... |
775 |
#elif defined(CONFIG_TARGET_T1040D4RDB) |
4b6067ae9 powerpc/T104xD4RD... |
776 |
#define FDTFILE "t1042rdb/t1040d4rdb.dtb" |
319ed24a8 powerpc: T1042D4R... |
777 |
#elif defined(CONFIG_TARGET_T1042D4RDB) |
4b6067ae9 powerpc/T104xD4RD... |
778 |
#define FDTFILE "t1042rdb/t1042d4rdb.dtb" |
f4c3917a3 powerpc/t104xrdb:... |
779 |
#endif |
cf8ddacff powerpc/t1042RDB:... |
780 781 782 783 784 |
#ifdef CONFIG_FSL_DIU_FB #define DIU_ENVIRONMENT "video-mode=fslfb:1024x768-32@60,monitor=dvi" #else #define DIU_ENVIRONMENT #endif |
062ef1a66 powerpc/t104xrdb:... |
785 |
#define CONFIG_EXTRA_ENV_SETTINGS \ |
9b444be32 powerpc/t104xrdb:... |
786 787 788 |
"hwconfig=fsl_ddr:bank_intlv=cs0_cs1;" \ "usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) ";"\ "usb2:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\ |
062ef1a66 powerpc/t104xrdb:... |
789 |
"netdev=eth0\0" \ |
cf8ddacff powerpc/t1042RDB:... |
790 |
"video-mode=" __stringify(DIU_ENVIRONMENT) "\0" \ |
062ef1a66 powerpc/t104xrdb:... |
791 792 793 794 795 796 797 798 799 800 |
"uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \ "ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \ "tftpflash=tftpboot $loadaddr $uboot && " \ "protect off $ubootaddr +$filesize && " \ "erase $ubootaddr +$filesize && " \ "cp.b $loadaddr $ubootaddr $filesize && " \ "protect on $ubootaddr +$filesize && " \ "cmp.b $loadaddr $ubootaddr $filesize\0" \ "consoledev=ttyS0\0" \ "ramdiskaddr=2000000\0" \ |
f4c3917a3 powerpc/t104xrdb:... |
801 |
"ramdiskfile=" __stringify(RAMDISKFILE) "\0" \ |
b24a4f624 powerpc/85xx: Inc... |
802 |
"fdtaddr=1e00000\0" \ |
f4c3917a3 powerpc/t104xrdb:... |
803 |
"fdtfile=" __stringify(FDTFILE) "\0" \ |
3246584d1 mpc85xx: configs:... |
804 |
"bdev=sda3\0" |
062ef1a66 powerpc/t104xrdb:... |
805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 |
#define CONFIG_LINUX \ "setenv bootargs root=/dev/ram rw " \ "console=$consoledev,$baudrate $othbootargs;" \ "setenv ramdiskaddr 0x02000000;" \ "setenv fdtaddr 0x00c00000;" \ "setenv loadaddr 0x1000000;" \ "bootm $loadaddr $ramdiskaddr $fdtaddr" #define CONFIG_HDBOOT \ "setenv bootargs root=/dev/$bdev rw " \ "console=$consoledev,$baudrate $othbootargs;" \ "tftp $loadaddr $bootfile;" \ "tftp $fdtaddr $fdtfile;" \ "bootm $loadaddr - $fdtaddr" #define CONFIG_NFSBOOTCOMMAND \ "setenv bootargs root=/dev/nfs rw " \ "nfsroot=$serverip:$rootpath " \ "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ "console=$consoledev,$baudrate $othbootargs;" \ "tftp $loadaddr $bootfile;" \ "tftp $fdtaddr $fdtfile;" \ "bootm $loadaddr - $fdtaddr" #define CONFIG_RAMBOOTCOMMAND \ "setenv bootargs root=/dev/ram rw " \ "console=$consoledev,$baudrate $othbootargs;" \ "tftp $ramdiskaddr $ramdiskfile;" \ "tftp $loadaddr $bootfile;" \ "tftp $fdtaddr $fdtfile;" \ "bootm $loadaddr $ramdiskaddr $fdtaddr" #define CONFIG_BOOTCOMMAND CONFIG_LINUX |
062ef1a66 powerpc/t104xrdb:... |
839 |
#include <asm/fsl_secure_boot.h> |
ef6c55a24 secure_boot: incl... |
840 |
|
062ef1a66 powerpc/t104xrdb:... |
841 |
#endif /* __CONFIG_H */ |