Blame view
include/pch.h
4.49 KB
83d290c56 SPDX: Convert all... |
1 |
/* SPDX-License-Identifier: GPL-2.0+ */ |
ca831f493 dm: Expand the uc... |
2 3 4 |
/* * Copyright (c) 2015 Google, Inc * Written by Simon Glass <sjg@chromium.org> |
ca831f493 dm: Expand the uc... |
5 6 7 8 |
*/ #ifndef __pch_h #define __pch_h |
1ff4f321b dm: x86: Add a dr... |
9 10 11 |
#define PCH_RCBA 0xf0 #define BIOS_CTRL_BIOSWE BIT(0) |
1260f8c0e pch: Add ioctl su... |
12 13 |
/* All the supported PCH ioctls */ enum pch_req_t { |
67b0cda76 x86: ivybridge: A... |
14 15 |
/* Returns HDA config info if Azalia V1CTL enabled, -ENOENT if not */ PCH_REQ_HDA_CONFIG, |
b69b603bc x86: pch: Add an ... |
16 17 |
/* Fills out a struct pch_pmbase_info if available */ PCH_REQ_PMBASE_INFO, |
1260f8c0e pch: Add ioctl su... |
18 19 20 21 22 23 24 25 |
PCH_REQ_TEST1, /* Test requests for sandbox driver */ PCH_REQ_TEST2, PCH_REQ_TEST3, PCH_REQ_COUNT, /* Number of ioctrls supported */ }; /** |
b69b603bc x86: pch: Add an ... |
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 |
* struct pch_pmbase_info - Information filled in by PCH_REQ_PMBASE_INFO * * @pmbase: IO address of power-management controller * @gpio0_en_ofs: Offset of GPIO0 enable register * @pm1_sts_ofs: Offset of status register * @pm1_cnt_ofs: Offset of control register */ struct pch_pmbase_info { u16 base; u8 gpio0_en_ofs; u8 pm1_sts_ofs; u8 pm1_cnt_ofs; }; /** |
1260f8c0e pch: Add ioctl su... |
41 42 43 44 |
* struct pch_ops - Operations for the Platform Controller Hub * * Consider using ioctl() to add rarely used or driver-specific operations. */ |
ca831f493 dm: Expand the uc... |
45 46 |
struct pch_ops { /** |
3e389d8ba dm: pch: Rename g... |
47 |
* get_spi_base() - get the address of SPI base |
ca831f493 dm: Expand the uc... |
48 49 50 51 52 |
* * @dev: PCH device to check * @sbasep: Returns address of SPI base if available, else 0 * @return 0 if OK, -ve on error (e.g. there is no SPI base) */ |
3e389d8ba dm: pch: Rename g... |
53 |
int (*get_spi_base)(struct udevice *dev, ulong *sbasep); |
ca831f493 dm: Expand the uc... |
54 55 |
/** |
ca831f493 dm: Expand the uc... |
56 57 58 59 60 61 62 63 |
* set_spi_protect() - set whether SPI flash is protected or not * * @dev: PCH device to adjust * @protect: true to protect, false to unprotect * * @return 0 on success, -ENOSYS if not implemented */ int (*set_spi_protect)(struct udevice *dev, bool protect); |
384980c68 dm: pch: Add get_... |
64 65 66 67 68 69 70 71 72 |
/** * get_gpio_base() - get the address of GPIO base * * @dev: PCH device to check * @gbasep: Returns address of GPIO base if available, else 0 * @return 0 if OK, -ve on error (e.g. there is no GPIO base) */ int (*get_gpio_base)(struct udevice *dev, u32 *gbasep); |
79d4eb627 dm: pch: Add get_... |
73 74 75 76 77 78 79 80 81 |
/** * get_io_base() - get the address of IO base * * @dev: PCH device to check * @iobasep: Returns address of IO base if available, else 0 * @return 0 if OK, -ve on error (e.g. there is no IO base) */ int (*get_io_base)(struct udevice *dev, u32 *iobasep); |
1260f8c0e pch: Add ioctl su... |
82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 |
/** * ioctl() - perform misc read/write operations * * This is a catch-all operation intended to avoid adding lots of * methods to this uclass, of which few are commonly used. Uncommon * operations that pertain only to a few devices in this uclass should * use this method instead of adding new methods. * * @dev: PCH device to check * @req: PCH request ID * @data: Input/output data * @size: Size of input data (and maximum size of output data) * @return size of output data on sucesss, -ve on error */ int (*ioctl)(struct udevice *dev, enum pch_req_t req, void *data, int size); |
ca831f493 dm: Expand the uc... |
99 100 101 102 103 |
}; #define pch_get_ops(dev) ((struct pch_ops *)(dev)->driver->ops) /** |
3e389d8ba dm: pch: Rename g... |
104 |
* pch_get_spi_base() - get the address of SPI base |
ca831f493 dm: Expand the uc... |
105 106 107 108 109 |
* * @dev: PCH device to check * @sbasep: Returns address of SPI base if available, else 0 * @return 0 if OK, -ve on error (e.g. there is no SPI base) */ |
3e389d8ba dm: pch: Rename g... |
110 |
int pch_get_spi_base(struct udevice *dev, ulong *sbasep); |
ca831f493 dm: Expand the uc... |
111 112 |
/** |
ca831f493 dm: Expand the uc... |
113 114 115 116 117 118 119 120 |
* set_spi_protect() - set whether SPI flash is protected or not * * @dev: PCH device to adjust * @protect: true to protect, false to unprotect * * @return 0 on success, -ENOSYS if not implemented */ int pch_set_spi_protect(struct udevice *dev, bool protect); |
384980c68 dm: pch: Add get_... |
121 122 123 124 125 126 127 128 |
/** * pch_get_gpio_base() - get the address of GPIO base * * @dev: PCH device to check * @gbasep: Returns address of GPIO base if available, else 0 * @return 0 if OK, -ve on error (e.g. there is no GPIO base) */ int pch_get_gpio_base(struct udevice *dev, u32 *gbasep); |
79d4eb627 dm: pch: Add get_... |
129 130 131 132 133 134 135 136 |
/** * pch_get_io_base() - get the address of IO base * * @dev: PCH device to check * @iobasep: Returns address of IO base if available, else 0 * @return 0 if OK, -ve on error (e.g. there is no IO base) */ int pch_get_io_base(struct udevice *dev, u32 *iobasep); |
1260f8c0e pch: Add ioctl su... |
137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 |
/** * pch_ioctl() - perform misc read/write operations * * This is a catch-all operation intended to avoid adding lots of * methods to this uclass, of which few are commonly used. Uncommon * operations that pertain only to a few devices in this uclass should * use this method instead of adding new methods. * * @dev: PCH device to check * @req: PCH request ID * @data: Input/output data * @size: Size of input data (and maximum size of output data) * @return size of output data on sucesss, -ve on error */ int pch_ioctl(struct udevice *dev, ulong req, void *data, int size); |
ca831f493 dm: Expand the uc... |
152 |
#endif |