Eric Lee / smarc-uboot

Download as
Browse Code ยป

Commit 247cdf041351329cce2e24ab1080a83db4f3d254

Authored by Matt Porter
Committed by Jagannadha Sutradharudu Teki
1 parent 1d0933eaf9
Exists in master and in 53 other branches 8qm-imx_v2020.04_5.4.70_2.3.0, emb_lf_v2022.04, imx_v2015.04_4.1.15_1.0.0_ga, pitx_8mp_lf_v2020.04, smarc-8m-android-10.0.0_2.6.0, smarc-8m-android-11.0.0_2.0.0, smarc-8mp-android-11.0.0_2.0.0, smarc-emmc-imx_v2014.04_3.10.53_1.1.0_ga, smarc-emmc-imx_v2014.04_3.14.28_1.0.0_ga, smarc-imx-l5.0.0_1.0.0-ga, smarc-imx6_v2018.03_4.14.98_2.0.0_ga, smarc-imx7_v2017.03_4.9.11_1.0.0_ga, smarc-imx7_v2018.03_4.14.98_2.0.0_ga, smarc-imx_v2014.04_3.14.28_1.0.0_ga, smarc-imx_v2015.04_4.1.15_1.0.0_ga, smarc-imx_v2017.03_4.9.11_1.0.0_ga, smarc-imx_v2017.03_4.9.88_2.0.0_ga, smarc-imx_v2017.03_o8.1.0_1.3.0_8m, smarc-imx_v2018.03_4.14.78_1.0.0_ga, smarc-m6.0.1_2.1.0-ga, smarc-n7.1.2_2.0.0-ga, smarc-rel_imx_4.1.15_2.0.0_ga, smarc_8m-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8m-imx_v2019.04_4.19.35_1.1.0, smarc_8m_00d0-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8mm-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8mm-imx_v2019.04_4.19.35_1.1.0, smarc_8mm-imx_v2020.04_5.4.24_2.1.0, smarc_8mp_lf_v2020.04, smarc_8mq-imx_v2020.04_5.4.24_2.1.0, smarc_8mq_lf_v2020.04, ti-u-boot-2015.07, v2013.10, v2013.10-smarct33, v2013.10-smartmen, v2014.01, v2014.04, v2014.04-smarct33, v2014.04-smarct33-emmc, v2014.04-smartmen, v2014.07, v2014.07-smarct33, v2014.07-smartmen, v2015.07-smarct33, v2015.07-smarct33-emmc, v2015.07-smarct4x, v2016.05-dlt, v2016.05-smarct3x, v2016.05-smarct3x-emmc, v2016.05-smarct4x, v2017.01-smarct3x, v2017.01-smarct3x-emmc, v2017.01-smarct4x

dra7xx_evm: add SPL API, QSPI, and serial flash support 

Enables support for SPI SPL, QSPI and Spansion serial flash device
on the EVM. Configures pin muxes for QSPI mode.

Signed-off-by: Matt Porter <matt.porter@linaro.org>
Signed-off-by: Sourav Poddar <sourav.poddar@ti.com>
Reviewed-by: Jagannadha Sutradharudu Teki <jagannadh.teki@gmail.com>

Showing 2 changed files with 29 additions and 0 deletions Side-by-side Diff

board/ti/dra7xx/mux_data.h
Diff comments   View file @ 247cdf0
... ... @@ -51,6 +51,16 @@
51 51 {RGMII0_RXD2, (IEN | M0) },
52 52 {RGMII0_RXD1, (IEN | M0) },
53 53 {RGMII0_RXD0, (IEN | M0) },
  54 + {GPMC_A13, (IEN | PDIS | M1)}, /* QSPI1_RTCLK */
  55 + {GPMC_A14, (IEN | PDIS | M1)}, /* QSPI1_D[3] */
  56 + {GPMC_A15, (IEN | PDIS | M1)}, /* QSPI1_D[2] */
  57 + {GPMC_A16, (IEN | PDIS | M1)}, /* QSPI1_D[1] */
  58 + {GPMC_A17, (IEN | PDIS | M1)}, /* QSPI1_D[0] */
  59 + {GPMC_A18, (M1)}, /* QSPI1_SCLK */
  60 + {GPMC_A3, (IEN | PDIS | M1)}, /* QSPI1_CS2 */
  61 + {GPMC_A4, (IEN | PDIS | M1)}, /* QSPI1_CS3 */
  62 + {GPMC_CS2, (IEN | PTU | PDIS | M1)}, /* QSPI1_CS0 */
  63 + {GPMC_CS3, (IEN | PTU | PDIS | M1)}, /* QSPI1_CS1*/
54 64 };
55 65 #endif /* _MUX_DATA_DRA7XX_H_ */
include/configs/dra7xx_evm.h
Diff comments   View file @ 247cdf0
... ... @@ -48,5 +48,24 @@
48 48 #define CONFIG_PHYLIB
49 49 #define CONFIG_PHY_ADDR 2
50 50  
  51 +/* SPI */
  52 +#undef CONFIG_OMAP3_SPI
  53 +#define CONFIG_TI_QSPI
  54 +#define CONFIG_SPI_FLASH
  55 +#define CONFIG_SPI_FLASH_SPANSION
  56 +#define CONFIG_CMD_SF
  57 +#define CONFIG_CMD_SPI
  58 +#define CONFIG_TI_SPI_MMAP
  59 +#define CONFIG_SF_DEFAULT_SPEED 48000000
  60 +#define CONFIG_DEFAULT_SPI_MODE SPI_MODE_3
  61 +
  62 +/* SPI SPL */
  63 +#define CONFIG_SPL_SPI_SUPPORT
  64 +#define CONFIG_SPL_SPI_LOAD
  65 +#define CONFIG_SPL_SPI_FLASH_SUPPORT
  66 +#define CONFIG_SPL_SPI_BUS 0
  67 +#define CONFIG_SPL_SPI_CS 0
  68 +#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x20000
  69 +
51 70 #endif /* __CONFIG_DRA7XX_EVM_H */