Commit
3d5bbbc47190071a69fca817647ed3ec13a36d81
Exists in
v2017.01-smarct4x
and in
35 other branches
8qm-imx_v2020.04_5.4.70_2.3.0, emb_lf_v2022.04, emb_lf_v2023.04, pitx_8mp_lf_v2020.04, smarc-8m-android-10.0.0_2.6.0, smarc-8m-android-11.0.0_2.0.0, smarc-8mp-android-11.0.0_2.0.0, smarc-imx6_v2018.03_4.14.98_2.0.0_ga, smarc-imx7_v2017.03_4.9.11_1.0.0_ga, smarc-imx7_v2018.03_4.14.98_2.0.0_ga, smarc-imx_v2017.03_4.9.11_1.0.0_ga, smarc-imx_v2017.03_4.9.88_2.0.0_ga, smarc-imx_v2017.03_o8.1.0_1.3.0_8m, smarc-imx_v2018.03_4.14.78_1.0.0_ga, smarc-n7.1.2_2.0.0-ga, smarc-rel_imx_4.1.15_2.0.0_ga, smarc_8m-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8m-imx_v2019.04_4.19.35_1.1.0, smarc_8m_00d0-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8mm-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8mm-imx_v2019.04_4.19.35_1.1.0, smarc_8mm-imx_v2020.04_5.4.24_2.1.0, smarc_8mp_lf_v2020.04, smarc_8mq-imx_v2020.04_5.4.24_2.1.0, smarc_8mq_lf_v2020.04, ti-u-boot-2015.07, v2015.07-smarct33, v2015.07-smarct33-emmc, v2015.07-smarct4x, v2016.05-dlt, v2016.05-smarct3x, v2016.05-smarct3x-emmc, v2016.05-smarct4x, v2017.01-smarct3x, v2017.01-smarct3x-emmc
x86: Set CONFIG_NR_DRAM_BANKS to 8 and move it to x86-common.h
Some x86 boards set CONFIG_NR_DRAM_BANKS to 1, which causes incorrect
DRAM size printed when booting from coreboot, like this:
CPU: x86, vendor Intel, device 663h
DRAM: 636 KiB
Using default environment
Change it to 8 which should be enough for both coreboot and bare
cases, and move it to x86-common.h.
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Acked-by: Simon Glass <sjg@chromium.org>
Showing
6 changed files
with
1 additions
and
9 deletions
Side-by-side Diff
... |
... |
@@ -17,8 +17,6 @@ |
17
|
17 |
#define CONFIG_BOARD_EARLY_INIT_F |
18
|
18 |
#define CONFIG_ARCH_MISC_INIT |
19
|
19 |
|
20
|
|
-#define CONFIG_NR_DRAM_BANKS 1 |
21
|
|
- |
22
|
20 |
#define CONFIG_X86_SERIAL |
23
|
21 |
#define CONFIG_SMSC_LPC47M |
24
|
22 |
|
... |
... |
@@ -16,8 +16,6 @@ |
16
|
16 |
#define CONFIG_SYS_MONITOR_LEN (1 << 20) |
17
|
17 |
#define CONFIG_BOARD_EARLY_INIT_F |
18
|
18 |
|
19
|
|
-#define CONFIG_NR_DRAM_BANKS 1 |
20
|
|
- |
21
|
19 |
#define CONFIG_X86_SERIAL |
22
|
20 |
|
23
|
21 |
/* ns16550 UART is memory-mapped in Quark SoC */ |
... |
... |
@@ -16,8 +16,6 @@ |
16
|
16 |
#define CONFIG_SYS_MONITOR_LEN (1 << 20) |
17
|
17 |
#define CONFIG_BOARD_EARLY_INIT_F |
18
|
18 |
|
19
|
|
-#define CONFIG_NR_DRAM_BANKS 1 |
20
|
|
- |
21
|
19 |
#define CONFIG_X86_SERIAL |
22
|
20 |
#define CONFIG_SMSC_LPC47M |
23
|
21 |
|
... |
... |
@@ -15,8 +15,6 @@ |
15
|
15 |
|
16
|
16 |
#define CONFIG_SYS_MONITOR_LEN (1 << 20) |
17
|
17 |
|
18
|
|
-#define CONFIG_NR_DRAM_BANKS 1 |
19
|
|
- |
20
|
18 |
#define CONFIG_X86_SERIAL |
21
|
19 |
|
22
|
20 |
#define CONFIG_PCI_MEM_BUS 0xc0000000 |
... |
... |
@@ -14,7 +14,6 @@ |
14
|
14 |
#define CONFIG_BOARD_EARLY_INIT_F |
15
|
15 |
#define CONFIG_MISC_INIT_R |
16
|
16 |
|
17
|
|
-#define CONFIG_NR_DRAM_BANKS 8 |
18
|
17 |
#define CONFIG_X86_MRC_ADDR 0xfffa0000 |
19
|
18 |
#define CONFIG_CACHE_MRC_SIZE_KB 512 |
20
|
19 |
|
... |
... |
@@ -21,6 +21,7 @@ |
21
|
21 |
#define CONFIG_DISPLAY_BOARDINFO_LATE |
22
|
22 |
#define CONFIG_DISPLAY_CPUINFO |
23
|
23 |
#define CONFIG_LAST_STAGE_INIT |
|
24 |
+#define CONFIG_NR_DRAM_BANKS 8 |
24
|
25 |
|
25
|
26 |
#define CONFIG_LMB |
26
|
27 |
#define CONFIG_OF_LIBFDT |