Eric Lee / smarc-uboot

38
Download as
Browse Code ยป

Commit 536d87470869c4c3257d70f387146703a2dee7c5

Authored by Lokesh Vutla
Committed by Tom Rini
1 parent a5c5c5b500
Exists in v2017.01-smarct4x and in 34 other branches 8qm-imx_v2020.04_5.4.70_2.3.0, emb_lf_v2022.04, pitx_8mp_lf_v2020.04, smarc-8m-android-10.0.0_2.6.0, smarc-8m-android-11.0.0_2.0.0, smarc-8mp-android-11.0.0_2.0.0, smarc-imx6_v2018.03_4.14.98_2.0.0_ga, smarc-imx7_v2017.03_4.9.11_1.0.0_ga, smarc-imx7_v2018.03_4.14.98_2.0.0_ga, smarc-imx_v2017.03_4.9.11_1.0.0_ga, smarc-imx_v2017.03_4.9.88_2.0.0_ga, smarc-imx_v2017.03_o8.1.0_1.3.0_8m, smarc-imx_v2018.03_4.14.78_1.0.0_ga, smarc-n7.1.2_2.0.0-ga, smarc-rel_imx_4.1.15_2.0.0_ga, smarc_8m-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8m-imx_v2019.04_4.19.35_1.1.0, smarc_8m_00d0-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8mm-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8mm-imx_v2019.04_4.19.35_1.1.0, smarc_8mm-imx_v2020.04_5.4.24_2.1.0, smarc_8mp_lf_v2020.04, smarc_8mq-imx_v2020.04_5.4.24_2.1.0, smarc_8mq_lf_v2020.04, ti-u-boot-2015.07, v2015.07-smarct33, v2015.07-smarct33-emmc, v2015.07-smarct4x, v2016.05-dlt, v2016.05-smarct3x, v2016.05-smarct3x-emmc, v2016.05-smarct4x, v2017.01-smarct3x, v2017.01-smarct3x-emmc

ARM: DRA7: Update DDR IO registers 

Update DDR IO register values.

Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>

Showing 1 changed file with 8 additions and 8 deletions Side-by-side Diff

arch/arm/cpu/armv7/omap5/hw_data.c
Diff comments   View file @ 536d874
... ... @@ -592,11 +592,11 @@
592 592 .ctrl_ddrch = 0x40404040,
593 593 .ctrl_lpddr2ch = 0x40404040,
594 594 .ctrl_ddr3ch = 0x80808080,
595   - .ctrl_ddrio_0 = 0xA2084210,
596   - .ctrl_ddrio_1 = 0x84210840,
  595 + .ctrl_ddrio_0 = 0x00094A40,
  596 + .ctrl_ddrio_1 = 0x04A52000,
597 597 .ctrl_ddrio_2 = 0x84210000,
598   - .ctrl_emif_sdram_config_ext = 0x0001C1A7,
599   - .ctrl_emif_sdram_config_ext_final = 0x0001C1A7,
  598 + .ctrl_emif_sdram_config_ext = 0x0001C127,
  599 + .ctrl_emif_sdram_config_ext_final = 0x0001C127,
600 600 .ctrl_ddr_ctrl_ext_0 = 0xA2000000,
601 601 };
602 602  
603 603  
... ... @@ -604,11 +604,11 @@
604 604 .ctrl_ddrch = 0x40404040,
605 605 .ctrl_lpddr2ch = 0x40404040,
606 606 .ctrl_ddr3ch = 0x60606080,
607   - .ctrl_ddrio_0 = 0xA2084210,
608   - .ctrl_ddrio_1 = 0x84210840,
  607 + .ctrl_ddrio_0 = 0x00094A40,
  608 + .ctrl_ddrio_1 = 0x04A52000,
609 609 .ctrl_ddrio_2 = 0x84210000,
610   - .ctrl_emif_sdram_config_ext = 0x0001C1A7,
611   - .ctrl_emif_sdram_config_ext_final = 0x0001C1A7,
  610 + .ctrl_emif_sdram_config_ext = 0x0001C127,
  611 + .ctrl_emif_sdram_config_ext_final = 0x0001C127,
612 612 .ctrl_ddr_ctrl_ext_0 = 0xA2000000,
613 613 };
614 614