Eric Lee / smarc-uboot

Download as
Browse Code »

Commit 66bd1846ef08412c5c850b8a672d6fdc0eab539a

Authored by Fabio Estevam
Committed by Albert ARIBAUD
1 parent dd2445ec1b
Exists in master and in 53 other branches 8qm-imx_v2020.04_5.4.70_2.3.0, emb_lf_v2022.04, imx_v2015.04_4.1.15_1.0.0_ga, pitx_8mp_lf_v2020.04, smarc-8m-android-10.0.0_2.6.0, smarc-8m-android-11.0.0_2.0.0, smarc-8mp-android-11.0.0_2.0.0, smarc-emmc-imx_v2014.04_3.10.53_1.1.0_ga, smarc-emmc-imx_v2014.04_3.14.28_1.0.0_ga, smarc-imx-l5.0.0_1.0.0-ga, smarc-imx6_v2018.03_4.14.98_2.0.0_ga, smarc-imx7_v2017.03_4.9.11_1.0.0_ga, smarc-imx7_v2018.03_4.14.98_2.0.0_ga, smarc-imx_v2014.04_3.14.28_1.0.0_ga, smarc-imx_v2015.04_4.1.15_1.0.0_ga, smarc-imx_v2017.03_4.9.11_1.0.0_ga, smarc-imx_v2017.03_4.9.88_2.0.0_ga, smarc-imx_v2017.03_o8.1.0_1.3.0_8m, smarc-imx_v2018.03_4.14.78_1.0.0_ga, smarc-m6.0.1_2.1.0-ga, smarc-n7.1.2_2.0.0-ga, smarc-rel_imx_4.1.15_2.0.0_ga, smarc_8m-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8m-imx_v2019.04_4.19.35_1.1.0, smarc_8m_00d0-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8mm-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8mm-imx_v2019.04_4.19.35_1.1.0, smarc_8mm-imx_v2020.04_5.4.24_2.1.0, smarc_8mp_lf_v2020.04, smarc_8mq-imx_v2020.04_5.4.24_2.1.0, smarc_8mq_lf_v2020.04, ti-u-boot-2015.07, v2013.10, v2013.10-smarct33, v2013.10-smartmen, v2014.01, v2014.04, v2014.04-smarct33, v2014.04-smarct33-emmc, v2014.04-smartmen, v2014.07, v2014.07-smarct33, v2014.07-smartmen, v2015.07-smarct33, v2015.07-smarct33-emmc, v2015.07-smarct4x, v2016.05-dlt, v2016.05-smarct3x, v2016.05-smarct3x-emmc, v2016.05-smarct4x, v2017.01-smarct3x, v2017.01-smarct3x-emmc, v2017.01-smarct4x

mtd: nand: Introduce CONFIG_SYS_NAND_BUSWIDTH_16BIT 

Introduce CONFIG_SYS_NAND_BUSWIDTH_16BIT option so that other NAND controller
drivers could use it when a 16-bit NAND is deployed.

drivers/mtd/nand/ndfc has CONFIG_SYS_NDFC_16BIT, so just rename it, so that
other NAND drivers could reuse the same symbol.

Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
Acked-by: Scott Wood <scottwood@freescale.com>
Reviewed-by: Benoît Thébaudeau <benoit.thebaudeau@advansee.com>

Showing 2 changed files with 8 additions and 5 deletions Side-by-side Diff

... ... @@ -3755,9 +3755,12 @@
3755 3755 - CONFIG_SYS_SRIOn_MEM_SIZE:
3756 3756 Size of SRIO port 'n' memory region
3757 3757  
3758   -- CONFIG_SYS_NDFC_16
3759   - Defined to tell the NDFC that the NAND chip is using a
3760   - 16 bit bus.
  3758 +- CONFIG_SYS_NAND_BUSWIDTH_16BIT
  3759 + Defined to tell the NAND controller that the NAND chip is using
  3760 + a 16 bit bus.
  3761 + Not all NAND drivers use this symbol.
  3762 + Example of driver that uses it:
  3763 + - drivers/mtd/nand/ndfc.c
3761 3764  
3762 3765 - CONFIG_SYS_NDFC_EBC0_CFG
3763 3766 Sets the EBC0_CFG register for the NDFC. If not defined
drivers/mtd/nand/ndfc.c
Diff comments   View file @ 66bd184
... ... @@ -156,7 +156,7 @@
156 156  
157 157 struct nand_chip *chip = mtd->priv;
158 158  
159   -#ifdef CONFIG_SYS_NDFC_16BIT
  159 +#ifdef CONFIG_SYS_NAND_BUSWIDTH_16BIT
160 160 return (uint8_t) readw(chip->IO_ADDR_R);
161 161 #else
162 162 return readb(chip->IO_ADDR_R);
... ... @@ -218,7 +218,7 @@
218 218 nand->ecc.bytes = 3;
219 219 nand->select_chip = ndfc_select_chip;
220 220  
221   -#ifdef CONFIG_SYS_NDFC_16BIT
  221 +#ifdef CONFIG_SYS_NAND_BUSWIDTH_16BIT
222 222 nand->options |= NAND_BUSWIDTH_16;
223 223 #endif
224 224