Commit 7842950f7c05aa9d901308d149ad3d67237bb315

Authored by Jaiprakash Singh
Committed by York Sun
1 parent 1ff10a87c3

powerpc/T102xRDB: Enable ifc nand ecc encode and decode

IFC nand ecc encode and decode mode are not correctly
set in CSOR register during nand initialization.Enable
ecc encode/decode in 4-bit mode

Signed-off-by: Jaiprakash Singh <b44839@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>

Showing 1 changed file with 3 additions and 1 deletions Side-by-side Diff

include/configs/T102xRDB.h
... ... @@ -395,7 +395,9 @@
395 395 | CSOR_NAND_PB(64)) /*Pages Per Block = 64*/
396 396 #define CONFIG_SYS_NAND_BLOCK_SIZE (512 * 1024)
397 397 #elif defined(CONFIG_T1023RDB)
398   -#define CONFIG_SYS_NAND_CSOR (CSOR_NAND_RAL_3 /* RAL 3Bytes */ \
  398 +#define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
  399 + | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
  400 + | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \
399 401 | CSOR_NAND_RAL_3 /* RAL 3Bytes */ \
400 402 | CSOR_NAND_PGS_2K /* Page Size = 2K */ \
401 403 | CSOR_NAND_SPRZ_128 /* Spare size = 128 */ \