Commit 8c5224c9f5c8a24ff5153f018e10a3ac4da5783a

Authored by Bin Meng
Committed by Simon Glass
1 parent 405d8205d7

x86: Use consistent name XXX_ADDR for binary blob flash address

Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Acked-by: Simon Glass <sjg@chromium.org>

Showing 6 changed files with 7 additions and 7 deletions Side-by-side Diff

... ... @@ -958,7 +958,7 @@
958 958 endif
959 959  
960 960 ifneq ($(CONFIG_HAVE_MRC),)
961   -IFDTOOL_FLAGS += -w $(CONFIG_X86_MRC_START):$(srctree)/board/$(BOARDDIR)/mrc.bin
  961 +IFDTOOL_FLAGS += -w $(CONFIG_X86_MRC_ADDR):$(srctree)/board/$(BOARDDIR)/mrc.bin
962 962 endif
963 963  
964 964 ifneq ($(CONFIG_X86_OPTION_ROM_ADDR),)
arch/x86/cpu/ivybridge/sdram.c
... ... @@ -177,7 +177,7 @@
177 177  
178 178 debug("PEI data at %p, size %x:\n", pei_data, sizeof(*pei_data));
179 179  
180   - data = (char *)CONFIG_X86_MRC_START;
  180 + data = (char *)CONFIG_X86_MRC_ADDR;
181 181 if (data) {
182 182 int rv;
183 183 int (*func)(struct pei_data *);
arch/x86/cpu/queensbay/Kconfig
... ... @@ -29,7 +29,7 @@
29 29 The filename of the file to use as Firmware Support Package binary
30 30 in the board directory.
31 31  
32   -config FSP_LOCATION
  32 +config FSP_ADDR
33 33 hex "Firmware Support Package binary location"
34 34 depends on HAVE_FSP
35 35 default 0xfffc0000
... ... @@ -65,7 +65,7 @@
65 65 The filename of the file to use as Chipset Micro Code state machine
66 66 binary in the board directory.
67 67  
68   -config CMC_LOCATION
  68 +config CMC_ADDR
69 69 hex "Chipset Micro Code state machine binary location"
70 70 depends on HAVE_CMC
71 71 default 0xfffb0000
arch/x86/cpu/queensbay/fsp_support.c
... ... @@ -64,7 +64,7 @@
64 64 volatile register u8 *fsp asm("eax");
65 65  
66 66 /* Initalize the FSP base */
67   - fsp = (u8 *)CONFIG_FSP_LOCATION;
  67 + fsp = (u8 *)CONFIG_FSP_ADDR;
68 68  
69 69 /* Check the FV signature, _FVH */
70 70 if (((struct fv_header_t *)fsp)->sign == 0x4856465F) {
arch/x86/cpu/queensbay/tnc_car.S
... ... @@ -29,7 +29,7 @@
29 29 mov %eax, %ebp
30 30  
31 31 /* sanity test */
32   - cmp $CONFIG_FSP_LOCATION, %eax
  32 + cmp $CONFIG_FSP_ADDR, %eax
33 33 jb die
34 34  
35 35 /* calculate TempRamInitEntry address */
include/configs/chromebook_link.h
... ... @@ -25,7 +25,7 @@
25 25  
26 26 #define CONFIG_X86_RESET_VECTOR
27 27 #define CONFIG_NR_DRAM_BANKS 8
28   -#define CONFIG_X86_MRC_START 0xfffa0000
  28 +#define CONFIG_X86_MRC_ADDR 0xfffa0000
29 29 #define CONFIG_CACHE_MRC_SIZE_KB 512
30 30  
31 31 #define CONFIG_COREBOOT_SERIAL