23 Mar, 2018
19 commits
-
The "net_try_count" counter starts from "1".
And the "retrycnt" contains requested amount of retries.With current logic, that means that the actual retry amount
will be one time less then what we set in "netretry" env.
For example setting "netretry" to "once" will make "retrycnt"
equal "1", so no retries will be triggered at all.Fix the logic by changing the statement of "if" condition.
Signed-off-by: Leonid Iziumtsev
Acked-by: Joe Hershberger -
Current Cortina phy driver assumes that firmware upload
is required during initialization and is dependent
on presence of corresponding macros like CONFIG_CORTINA_FW_ADDR
for compilation.But Cortina phy has provision to store phy firmware in
attached dedicated EEPROM. And boards designed with such
EEPROM does not require firmware upload.Add CORTINA_NO_FW_UPLOAD option in cortina.c to support
such boards.Signed-off-by: Priyanka Jain
Acked-by: Joe Hershberger -
Update get_phy_id() implementation in cortina.c to check
for Cortina_phy by comparing device phy_id with cortina phy_id
instead of relying on presence of CORTINA macros.This will allow get_phy_id to work with non-cortina phy devices
which might have same phy address as Cortina device but on
different bus.Signed-off-by: Priyanka Jain
Acked-by: Joe Hershberger -
Add configurations for PFE.
Signed-off-by: Calvin Johnson
Signed-off-by: Anjaneyulu Jagarlmudi
Acked-by: Joe Hershberger -
Enable all types of non-secure access to PFE block registers.
Signed-off-by: Calvin Johnson
Signed-off-by: Anjaneyulu Jagarlmudi
Acked-by: Joe Hershberger -
1. Set AWCACHE0 attribute of PFE DDR and HDBUS master interfaces
to bufferable.
2. Set RD/WR QoS for PFE DDR and HDBUS AXI master interfaces.
3. Disable ECC detection for PFE.Signed-off-by: Calvin Johnson
Signed-off-by: Anjaneyulu Jagarlmudi
Acked-by: Joe Hershberger -
SoC specific PFE macros are defined and structure ccsr_scfg
is updated with members defined for PFE.Signed-off-by: Calvin Johnson
Signed-off-by: Anjaneyulu Jagarlmudi
Acked-by: Joe Hershberger -
This patch enables ethernet support for ls1012a2g5rdb.
Signed-off-by: Calvin Johnson
Signed-off-by: Bhaskar Upadhaya
Acked-by: Joe Hershberger -
This patch enables ethernet support for ls1012ardb.
Signed-off-by: Calvin Johnson
Signed-off-by: Anjaneyulu Jagarlmudi
Acked-by: Joe Hershberger -
This patch enables ethernet support for ls1012afrdm.
Signed-off-by: Calvin Johnson
Signed-off-by: Anjaneyulu Jagarlmudi
Acked-by: Joe Hershberger -
This patch enables ethernet support for ls1012aqds.
Signed-off-by: Calvin Johnson
Signed-off-by: Anjaneyulu Jagarlmudi
Acked-by: Joe Hershberger -
Contains all the pfe header files.
Signed-off-by: Calvin Johnson
Signed-off-by: Anjaneyulu Jagarlmudi
Acked-by: Joe Hershberger -
pfe_command provides command line support for several features that
support pfe, like starting or stopping the pfe, checking the health
of the processor engines and checking status of different units inside
pfe.Signed-off-by: Calvin Johnson
Signed-off-by: Anjaneyulu Jagarlmudi
Acked-by: Joe Hershberger -
This patch adds PFE driver to U-Boot
Following are the main driver files:-
pfe_hw.c: provides low level helper functions to initialize PFE
internal processor engines and other hardware blocks
pfe_driver.c: provides initialization functions
and packet send and receive functions
pfe_eth.c: provides high level gemac initialization functions
pfe_firmware.c: provides functions to load firmware into PFE
internal processor engines.
pfe_mdio.c: provides functions to initialize phy and mdio.Signed-off-by: Calvin Johnson
Signed-off-by: Anjaneyulu Jagarlmudi
Acked-by: Joe Hershberger -
Layerscape Gen2 SoC supports GPIO registers to control GPIO
signals. Adding support of GPIO structure to access GPIO
registers.Signed-off-by: Pratiyush Srivastava
Signed-off-by: Prabhakar Kushwaha
Signed-off-by: Calvin Johnson
Acked-by: Joe Hershberger -
With CONFIG_DM_ETH enabled, aquantia driver compilation fails with
below error. This patch fixes the issue by including dm.h.drivers/net/phy/aquantia.c: In function ‘aquantia_startup’:
drivers/net/phy/aquantia.c:73:21: error: dereferencing pointer to
incomplete
type ‘struct udevice’
phydev->dev->name);
^~Signed-off-by: Calvin Johnson
Acked-by: Joe Hershberger -
After allocating plat the pointer is checked.
Afterwards name is allocated and not checked.Add the missing check to avoid a possible NULL dereference.
Signed-off-by: Heinrich Schuchardt
Acked-by: Joe Hershberger -
The Pine64+ uses a generic PHY driver, so flip it over to using the
Realtek PHY driver to actually apply the RTL8211e fix.Signed-off-by: Kyle Evans
Acked-by: Joe Hershberger -
Setting PHY_RTL8211E_PINE64_GIGABIT_FIX forces internal rx/tx delays off
on the PHY, as well as flipping some magical undocumented bits. The
magic number comes from the Pine64 engineering team, presumably as a
proxy from Realtek. This configuration fixes the throughput on some
Pine64 models. Packet loss of up to 60-70% has been observed without
this.Signed-off-by: Kyle Evans
Acked-by: Joe Hershberger
22 Mar, 2018
21 commits
-
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
Reviewed-by: Daniel Schwierzeck -
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
Reviewed-by: Daniel Schwierzeck -
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
Reviewed-by: Daniel Schwierzeck -
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
-
Signed-off-by: Ãlvaro Fernández Rojas
Reviewed-by: Daniel Schwierzeck -
If we check an index against array bounds, we should do so before
accessing the array and not afterwards.Signed-off-by: Heinrich Schuchardt
