05 Sep, 2019
1 commit
-
Add nodes for the Aspeed SD controllers with their necessary properties.
Reviewed-by: Cédric Le Goater
Signed-off-by: Eddie James
08 May, 2017
3 commits
-
Remove unnecessary apb and ahb nodes and just override necessary
nodes/values.Signed-off-by: Maxim Sloyko
Reviewed-by: Simon Glass -
Add support for clocks needed by MACs to ast2500 clock driver.
The clocks are D2-PLL, which is used by both MACs and PCLK_MAC1 and
PCLK_MAC2 for MAC1 and MAC2 respectively.The rate of D2-PLL is hardcoded to 250MHz -- the value used in Aspeed
SDK. It is not entirely clear from the datasheet how this clock is used
by MACs, so not clear if the rate would ever need to be different. So,
for now, hardcoding it is probably safer.The rate of PCLK_MAC{1,2} is chosen based on MAC speed selected through
hardware strapping.So, the network driver would only need to enable these clocks, no need
to configure the rate.Signed-off-by: Maxim Sloyko
Reviewed-by: Simon Glass -
Add Reset Driver configuration to ast2500 SoC Device Tree and bindings
for various reset signalsSigned-off-by: Maxim Sloyko
Reviewed-by: Simon Glass
29 Jan, 2017
1 commit
-
Clock Driver
This driver is ast2500-specific and is not compatible with earlier
versions of this chip. The differences are not that big, but they are
in somewhat random places, so making it compatible with ast2400 is not
worth the effort at the moment.SDRAM MC driver
The driver is very ast2500-specific and is completely incompatible
with previous versions of the chip.The memory controller is very poorly documented by Aspeed in the
datasheet, with any mention of the whole range of registers missing. The
initialization procedure has been basically taken from Aspeed SDK, where
it is implemented in assembly. Here it is rewritten in C, with very limited
understanding of what exactly it is doing.
Reviewed-by: Simon Glass