11 Sep, 2017
1 commit
-
According current code base, CONFIG_LS1012A should be
CONFIG_ARCH_LS1012A, or function fsl_fdt_disable(blob) will be
wrongly called to disable all dwc3 USB nodes on LS1012A, which
cause Linux USB function stop working at all.Signed-off-by: Ran Wang
Reviewed-by: York Sun
27 Aug, 2017
1 commit
-
kASLR support in kernel requires a random number to be passed via
chosen/kaslr-seed propert. sec_firmware generates this random seed
which can then be passed in the device tree node.sec_firmware reserves JR3 for it's own usage. Node for JR3 is
removed from device-tree.Signed-off-by: Ruchika Gupta
01 Jun, 2017
1 commit
-
These two functions have an of_ prefix which conflicts with naming used
in of_addr. Rename them:fdt_read_number
fdt_support_bus_default_count_cellsSigned-off-by: Simon Glass
18 Apr, 2017
1 commit
-
Current sysclk fixing would fix all clocks with 'fixed-clock' compatible.
This patch is to fix sysclk by path to avoid any incorrect fixing.Signed-off-by: Yangbo Lu
Reviewed-by: York Sun
29 Mar, 2017
1 commit
-
USB requires 100MHz clock. On LS1012A, a dedicated 100MHz is provided
instead of SYSCLK (125MHz). Skipping checking SYSCLK for FDT fixup.Signed-off-by: Yingxi Yu
Reviewed-by: York Sun
19 Jan, 2017
3 commits
-
Moved the config FSL_PPA_ARMV8_PSCI from fsl-layerscape's Kconfig to
Kconfig under armv8 and renamed it to SEC_FIRMWARE_ARMV8_PSCI.Signed-off-by: Hou Zhiqiang
Reviewed-by: York Sun -
The default MSI node in kernel tree is for LS1043A rev1.0 silicon, if
rev1.1 silicon used, need to fixup the MSI node to match it.Signed-off-by: Wenbin Song
Signed-off-by: Mingkai Hu
Signed-off-by: Hou Zhiqiang
Reviewed-by: York Sun -
The LS1043A rev1.1 silicon supports two types of GIC offset: 4K
alignment and 64K alignment. The bit SCFG_GIC400_ALIGN[GIC_ADDR_BIT]
is used to choose which offset will be used.The LS1043A rev1.0 silicon only supports the CIG offset with 4K
alignment.If GIC_ADDR_BIT bit is set, 4K alignment is used, or else 64K alignment
is used. 64K alignment is the default setting.Overriding the weak smp_kick_all_cpus, the new impletment is able to
detect GIC offset.The default GIC offset in kernel device tree is using 4K alignment, it
need to be fixed if 64K alignment is detected.Signed-off-by: Wenbin Song
Signed-off-by: Mingkai Hu
Signed-off-by: Hou Zhiqiang
Reviewed-by: York Sun
16 Dec, 2016
1 commit
-
NXP/Freescale uses macro CONFIG_ARMV8_PSCI to enable their private PSCI
implementation in PPA firmware, but this macro naming too generic, so this
patch replaces it with a specic one CONFIG_FSL_PPA_ARMV8_PSCI.
And this macro CONFIG_ARMV8_PSCI will be used for a generic PSCI for ARMv8
which will be added in following patchs.Signed-off-by: Hongbo Zhang
Reviewed-by: Tom Rini
Reviewed-by: York Sun
17 Nov, 2016
1 commit
-
The efi loader code has its own memory map, so it needs to be aware where
the spin tables are located, to ensure that no code writes into those
regions.Signed-off-by: Alexander Graf
07 Oct, 2016
1 commit
-
SYSCLK is used as a reference clock for USB. When the USB controller
is used, SYSCLK must meet the additional requirement of 100 MHz.Signed-off-by: Sriram Dash
Reviewed-by: York Sun
20 Jul, 2016
1 commit
-
If the PSCI and PPA is ready, skip the fixup for spin-table and
waking secondary cores. Otherwise, change SMP method to spin-table,
and the device node of PSCI will be removed.Signed-off-by: Hou Zhiqiang
Reviewed-by: York Sun
18 May, 2016
1 commit
-
For Qoriq PPC&ARM v7 platforms, the crypto node is being fixup'ed in
order to update the SEC internal version (aka SEC ERA). This patch
adds the same functionality to the ARMv8 SoCs.Signed-off-by: Alex Porosanu
Reviewed-by: York Sun
22 Mar, 2016
1 commit
-
Remove stream ID partitioning support that has been made
obsolete by upstream device tree bindings that specify how
representing how PCI requester IDs are mapped to MSI specifiers
and SMMU stream IDs.Signed-off-by: Stuart Yoder
Reviewed-by: York Sun
25 Feb, 2016
1 commit
-
Add fdt fixup to insert Fman firmware into the device tree.
Signed-off-by: Gong Qianyu
Reviewed-by: York Sun
26 Jan, 2016
1 commit
-
SYSCLK frequency is dependent on on-board switch settings. It may
vary as per requirement. boot-loader is aware of board switch
configurations.So Fixup Linux device tree from boot-loader.
Signed-off-by: Prabhakar Kushwaha
CC: Mingkai Hu
Reviewed-by: York Sun
01 Dec, 2015
1 commit
-
LS2080A is a prime personality of Freescale’s LS2085A. It is a non-AIOP
personality without support of DP-DDR, L2 switch, 1588, PCIe endpoint etc.
So renaming existing LS2085A code base to reflect LS2080A (Prime personality)Signed-off-by: Pratiyush Mohan Srivastava
Signed-off-by: Prabhakar Kushwaha
[York Sun: Dropped #ifdef in cpu.c for cpu_type_list]
Reviewed-by: York Sun
30 Oct, 2015
2 commits
-
Signed-off-by: Hou Zhiqiang
Signed-off-by: Shaohui Xie
Signed-off-by: Mingkai Hu
Signed-off-by: Gong Qianyu
Reviewed-by: York Sun -
There are two LS series processors are built on ARMv8 Layersacpe
architecture currently, LS2085A and LS1043A. They are based on
ARMv8 core although use different chassis, so create fsl-layerscape
to refactor the common code for the LS series processors which also
paves the way for adding LS1043A platform.Signed-off-by: Mingkai Hu
Signed-off-by: Hou Zhiqiang
Signed-off-by: Gong Qianyu
Reviewed-by: York Sun
