25 Sep, 2009
40 commits
-
- As these boards are similiar, collect common config options
in manroland/common.h and manroland/mpc52xx-common.h
for mpc5200 specific common options for this manufacturer.
- add OF support
- update default environmentSigned-off-by: Heiko Schocher
Minor edit of commit message.
Signed-off-by: Wolfgang Denk
-
Commit 002741ae86 modified include/asm-ppc/mmu.h such that the LAWAR_
defines were only enabled for the 83xx platform, but they are also
needed on MPC512x system. Enabling these for E300 systems seems thus
more appropriate.Signed-off-by: Wolfgang Denk
-
Signed-off-by: Martha M Stan
Minor coding style cleanup.
Signed-off-by: Wolfgang Denk
-
Signed-off-by: Martha M Stan
Minor cleanup:
Re-ordered default_mddrc_config[] to have matching indices.
This allows to use the same index "N" for source and target fields;
before, we had code like thisout_be32(&im->mddrc.ddr_time_config2, mddrc_config[3]);
which always looked like a copy & paste error because 2 != 3.
Also, use NULL when meaning a null pointer.
Signed-off-by: Wolfgang Denk
-
The means to determine the core, bus, and DDR frequencies are completely
new on CoreNet style platforms. Additionally on p4080 we can have
different frequencies for FMAN and PME IP blocks. We need to keep track
of the FMAN & PME frequencies since they are used for time stamping
capabilities inside each block.Signed-off-by: Kumar Gala
-
On CoreNet style platforms the timebase frequency is the bus frequency
defined by 16 (on PQ3 it is divide by 8). Also on the CoreNet platforms
the core not longer controls the enabling of the timebase. We now need
to enable the boot core's timebase via CCSR register writes.Signed-off-by: Kumar Gala
-
There are various locations that we have chip specific info:
* Makefile for which ddr code to build
* Added p4080 & p4040 to cpu_type_list and SVR list
* Added number of LAWs for p4080
* Set CONFIG_MAX_CPUS to 8 for p4080Signed-off-by: Kumar Gala
-
The CoreNet platform style of bringing secondary cores out of reset is
a bit different that the PQ3 style. Mostly the registers that we use
to setup boot translation, enable time bases, and boot release the cores
have moved around.Signed-off-by: Kumar Gala
-
On CoreNet based platforms the CCSRBAR address is split between an high &
low register and we no longer shift the address.Signed-off-by: Kumar Gala
Signed-off-by: Scott Wood -
On CoreNet based platforms the LAW address is split between an high &
low register and we no longer shift the address. Also, the target IDs
on CoreNet platforms have been completely re-assigned.Additionally, added a new find_law() API to which LAW an address hits in.
This is need for the CoreNet style boot release code since it will need
to determine what the target ID should be set to for boot window
translation.Finally, enamed LAWAR_EN to LAW_EN and moved to header so we can use
it elsewhere.Signed-off-by: Kumar Gala
-
The p4080 SoC has a significant amount of commonality with the 85xx/PQ3
platform. We reuse the 85xx immap and just add new definitions for
local access and global utils. The global utils is now broken into
global utils, clocking and run control/power management.The offsets from CCSR for a number of blocks have also changed. We
introduce the CONFIG_FSL_CORENET define to distinquish the PQ3 style of
platform from the new p4080 platform. We don't use QoirQ as there are
products (like p2020) that are PQ3 based platforms but have the QoirQ
name.Signed-off-by: Kumar Gala
-
We need to flash invalidate the locks in addition to the cache
before we enable.Signed-off-by: Kumar Gala
-
The code assumed names where just numbers and always prefixed 'mpc'.
However newer QorIQ don't follow the mpc naming scheme.Signed-off-by: Vivek Mahajan
Signed-off-by: Kumar Gala -
When boot from NAND, the NAND flash must be connected to br/or0.
Also init RAM(L2 SRAM or DDR SDRAM) for load the second image to
it.Signed-off-by: Mingkai Hu
Signed-off-by: Kumar Gala -
Signed-off-by: Mingkai Hu
Signed-off-by: Kumar Gala -
The first stage 4K image uses a seperate ld script file to
generate 4K image. This patch moves it to the cpu/mpc85xx/*
to make it avaliable for 85xx platform.Signed-off-by: Mingkai Hu
Signed-off-by: Kumar Gala -
Using the common 86xx fdt fixups removes some board-specific code and
should make the mpc8610hpcd easier to maintain in the long run.Signed-off-by: Peter Tyser
Signed-off-by: Kumar Gala -
Commit 804d83a5 allows us to move all the configuration
variation tweaks out of the top level Makefile and down
into the boards config header. This takes advantage of
that for the sbc8540/sbc8560 boards.There were a couple of cheezy comments pointing at incorrect
files, or files that don't exist, so I've cleaned those up too.Signed-off-by: Paul Gortmaker
Signed-off-by: Kumar Gala -
Prior to this commit, to enable PCI, you had to go manually
edit the board config header, and if you had 33MHz PCI, you
had to manually change CONFIG_SYS_NS16550_CLK too, which was
not real user friendly,This adds the typical PCI and clock speed make targets to the
toplevel Makefile in accordance with what is being done with
other boards (i.e. using the "-t" to mkconfig).Signed-off-by: Paul Gortmaker
Signed-off-by: Kumar Gala -
The PCI/PCI-e support for the sbc8548 was based on an earlier
version of what the MPC8548CDS board was using, and in its
current state it won't even compile. This re-syncs it to match
the latest codebase and makes use of the new shared PCI functions
to reduce board duplication.It borrows from the MPC8568MDS, in that it pulls the PCI-e I/O
back to 0xe280_0000 (where PCI2 would be on MPC8548CDS), and
similarly it coalesces the PCI and PCI-e mem into one single TLB.Both PCI-x and PCI-e have been tested with intel e1000 cards
under linux (with an accompanying dts change in place)Signed-off-by: Paul Gortmaker
Signed-off-by: Kumar Gala -
Recycle the recently added PCI-e wrapper used to reduce board
duplication of code by creating a similar version for plain PCI.Signed-off-by: Paul Gortmaker
Signed-off-by: Kumar Gala -
The size of the LB SDRAM on this board is 128MB, spanning CS3
and CS4. It was previously only being configured for 64MB on
CS3, since that was what the original codebase of the MPC8548CDS
had. In addition to setting up BR4/OR4, this also adds the TLB
entry for the second half of the SDRAM.Signed-off-by: Paul Gortmaker
Signed-off-by: Kumar Gala -
Sweep throught the board specific file and replace the various
register proddings with the equivalent I/O accessors.Signed-off-by: Paul Gortmaker
Signed-off-by: Kumar Gala -
With only eTSEC1 and 2 being brought out to RJ-45 connectors, we
aren't interested in the eTSEC3/4 voltage hack on this boardSigned-off-by: Paul Gortmaker
Signed-off-by: Kumar Gala -
The sbc8548 has a 64MB SODIMM flash module off of CS6 that
previously wasn't enumerated by u-boot. There were already
BR6/OR6 settings for it [used by cpu_init_f()] but there
was no TLB entry and it wasn't in the list of flash banks
reported to u-boot.The location of the 64MB flash is "pulled back" 8MB from
a 64MB boundary, in order to allow address space for the
8MB boot flash that is at the end of 32 bit address space.
This means creating two 4MB TLB entries for the 8MB chunk,
and then expanding the original boot flash entry to 64MB
in order to cover the 8MB boot flash and the remainder
(56MB) of the user flash.Signed-off-by: Paul Gortmaker
Signed-off-by: Kumar Gala -
Fix the extra long lines to be consistent with u-boot coding style.
No functional change here.Signed-off-by: Paul Gortmaker
-
The get_clock_freq() comes from freescale/common/cadmus.c and is
only valid for the CDS based 85xx reference platforms. It would
be nice if we could read the 33 vs. 66MHz status somehow, but in
the meantime, tie it to CONFIG_SYS_CLK_FREQ like all the other
non-CDS boards do.Signed-off-by: Paul Gortmaker
Signed-off-by: Kumar Gala -
There are a couple defines and PCI bridge quirks related to the PCI
backplane of the MPC8548CDS that have no meaning in the context of
the port to the sbc8548 board, so delete them.Also, the form factor of the sbc8548 is a standalone board with a
single PCI-X and a single PCI-e slot. That pretty much guarantees
that it will never be a PCI agent itself, so the host/agent and root
complex/end node distinctions have been removed.Similarly, since there is no physical connector mapping to PCI2, so
all references of PCI2 in the board support files have been removed
as well.Signed-off-by: Paul Gortmaker
Signed-off-by: Kumar Gala -
Create a board_eth_init to allow a place to hook in
the PCI ethernet init after all the eTSEC are up
and configured.Signed-off-by: Paul Gortmaker
Signed-off-by: Kumar Gala -
The P1020/P1011 SOCs support max 32bit DDR width as opposed to P2020/P2010
where max DDR data width supported is 64bit.As a next step the DDR data width initialization would be made more dynamic
with more flexibility from the board perspective and user choice.
Going forward we would also remove the hardcodings for platforms with onboard
memories and try to use the FSL SPD code for DDR initialization.Signed-off-by: Poonam Aggrwal
Signed-off-by: Kumar Gala -
The previous README.sbc8548 was pretty much content-free. Replace
it with something that actually gives the end user some relevant
hardware details, and also lists the u-boot configuration choices.Also in the cosmetic department, fix the bogus line in the Makefile
that was carried over from the SBC8560 Makefile, and the typo in
the sbc8548.c copyright.Signed-off-by: Paul Gortmaker
Signed-off-by: Kumar Gala -
On 85xx platforms we shouldn't be using any LAWAR_* defines
but using the LAW_* ones provided by fsl-law.h. Rename any such
uses and limit the LAWAR_ to the 83xx platform as the only user so
we will get compile errors in the future.Signed-off-by: Kumar Gala
-
Use new fsl_pci_init_port() that reduces amount of duplicated code in the
board ports, use IO accessors and clean up printing of status info.Signed-off-by: Kumar Gala
-
Use new fsl_pci_init_port() that reduces amount of duplicated code in the
board ports, use IO accessors and clean up printing of status info.Signed-off-by: Kumar Gala
-
General code cleanup to use in/out IO accessors as well as making
the code that prints out info sane between board and generic fsl pci
code.Signed-off-by: Kumar Gala
-
Signed-off-by: Kumar Gala
-
Signed-off-by: Kumar Gala
-
Signed-off-by: Kumar Gala
-
Signed-off-by: Mingkai Hu
Signed-off-by: Kumar Gala
