28 Apr, 2017
13 commits
-
Update Keystone2 secure device configs under
"TI SYSTEM SECURITY". Without this buildman keeps complaining
about the status of these boards.Signed-off-by: Lokesh Vutla
Reviewed-by: Tom Rini
Acked-by: Andrew F. Davis -
On ARM v7M, the processor will return to ARM mode when executing
a blx instruction with bit 0 of the address == 0. Always set it
to 1 to stay in thumb mode.Tested on STM32f746-disco board
Similar commit:
f99993c10882f7dc8ec35993d5febe59aac01e6a
Author: Matt PorterSigned-off-by: Patrice Chotard
-
In Linux, CONFIG_ARCH_OMAP2PLUS is used for OMAP2 or later SoCs.
Rename CONFIG_ARCH_OMAP2 to CONFIG_ARCH_OMAP2PLUS to follow this
naming.Move the OMAP2+ board/SoC choice down to mach-omap2/Kconfig to slim
down the arch/arm/Kconfig level.Signed-off-by: Masahiro Yamada
Reviewed-by: Tom Rini -
CONFIG_CMD_FS_UUID was neither whitelisted, nor was it declared in
Kconfig.
Now it can be enabled in .config and defconfig as expected.Signed-off-by: Josua Mayer
-
Almost all TI defconfigs enable this already, add this as a default
and remove the explicit assignment.Signed-off-by: Andrew F. Davis
Reviewed-by: Tom Rini -
Finally adding support for ARC boards in TravisCI.
To build for ARC boards we need to install Synopsys prebuilt toolchain
which we do here.Signed-off-by: Alexey Brodkin
Cc: Tom Rini
Reviewed-by: Tom Rini -
As per the DM[1] Dated June 2016–Revised February 2017, Table 5-3,
DRA71 supports the following OPPs for various voltage domains:VDD_MPU: OPP_NOM
VDD_CORE: OPP_NOM
VDD_GPU: OPP_NOM
VDD_DSPEVE: OPP_NOM, OPP_HIGH
VDD_IVA: OPP_NOM, OPP_HIGHThis patch add support for selection of the above OPPs instead of
using OPP_NOM for all voltage domains.[1] http://www.ti.com/lit/ds/symlink/dra718.pdf
Reported-by: Vishal Mahaveer
Signed-off-by: Suman Anna
Signed-off-by: Lokesh Vutla -
This originally started out as
"pinctrl: Kconfig: reorder to keep Rockchip options together"
and tried to keep the Rockchip-related config options together.However, we now rewrite all chip-specific driver selections to start
with CONFIG_PINCTRL_ (with the inadvertent changes to related
Makefiles) and sort those alphabetically. And as this already means
touching most of the file, we also reformat the help text to not exceed
80 characters (but make full use of those 80 characters).Signed-off-by: Philipp Tomsich
Acked-by: Simon Glass -
An assignment (of a value to itself) was left over (after removing and
addition from the line) from moving the common padding code into
rkcommon_vrec_header.This change removes this to avoid a spurious warning in static code
analysis (i.e. Coverity).Signed-off-by: Philipp Tomsich
Reported-by: Coverity (CID: 161418)
Reviewed-by: Tom Rini -
These were reminders that somehow slipped through the cracks
or were erroneously introduced after previous clean-ups.Getting rid of then once again. Hopefully for good now :)
Where missing and appropriate replace with CONFIG_CMDLINE_EDITING
which really enables shell history as of now.Signed-off-by: Alexey Brodkin
Cc: Masahiro Yamada
Cc: Peter Griffin
Cc: Stephen Warren
Cc: Steve Rae
Cc: Jon Mason
Cc: Simon Glass
Cc: Stefan Roese
Reviewed-by: Simon Glass -
There are more and more cases where if we do not use gcc-6.0 or later we
run into problems where our binaries are too large for the targets.
Given the prevalence of gcc-6.0 or later toolchains at this point in
time, we give notice now that starting with v2018.01 we will require
gcc-6 (or later) for ARM.Signed-off-by: Tom Rini
-
Unfortunately a test for the PWM uclass was not included when it was
submitted. This was noticed when trying to add more functionality:http://patchwork.ozlabs.org/patch/748172/
Add a simple test to get us started.
Signed-off-by: Simon Glass
-
Standardise U-Boot prompt on all keystone2 platforms
instead of platform specific prompt.Signed-off-by: Lokesh Vutla
Reviewed-by: Tom Rini
27 Apr, 2017
2 commits
-
The name of the gpio bank under DM_GPIO appear to be a copy-paste error.
This changes the name of the gpio bank from am33xx_gpios to omap34xx_gpios.Signed-off-by: Adam Ford
Reviewed-by: Tom Rini -
The register names and offset were not correct as per the TRM for OMAP3530
and OMAP3630. Correct the naing and offsets per the documentationSigned-off-by: Adam Ford
Reviewed-by: Tom Rini
Reviewed-by: Heiko Schocher
26 Apr, 2017
2 commits
25 Apr, 2017
18 commits
-
We used to have opencoded ehci_readl()/writel() which required no
external functions to be called.Now with attempt to switch to generic readl()/writel() accessors
we see a missing declaration of those accessors in ehci-ppc4xx.
Something like that happens if applied
http://patchwork.ozlabs.org/patch/726714/:
---------------->8---------------
CC drivers/usb/host/ehci-ppc4xx.o
drivers/usb/host/ehci-ppc4xx.c: In function 'ehci_hcd_init':
drivers/usb/host/ehci-ppc4xx.c:23:3: warning: implicit declaration of function 'readl' [-Wimplicit-function-declaration]
HC_LENGTH(ehci_readl(&(*hccr)->cr_capbase)));
^
---------------->8---------------Signed-off-by: Alexey Brodkin
Cc: Tom Rini
Cc: Marek Vasut
Cc: Stefan Roese
Reviewed-by: Stefan Roese -
For id = 15 an out of bound access occurs in udc_setup_ep().
Increase the size of epinfo[] from 30 to 32 to encompass
ids 0..15.The problem was highlighted by cppcheck.
Signed-off-by: Heinrich Schuchardt
-
We want to check the result of musb_init_controller
and not the address were the result is stored.Signed-off-by: Heinrich Schuchardt
-
Add support for the Terasic DE10-Nano board. The board
is based on the DE0-Nano-Soc board but adds a larger FPGA
and an HDMI output.Signed-off-by: Dalon Westergreen
Reviewed-by: Dinh Nguyen -
Only A23/A33 in SUN8I want a default value of CONS_INDEX of 5, for other
chips the default value is 1 like other Allwinner SoCs.Fix this default value.
The original wrong value has lead to wrong console on H3 Orange Pi
boards.Fixes: 7095f8641863 ("sunxi: Convert CONS_INDEX to Kconfig")
Signed-off-by: Icenowy Zheng
Signed-off-by: Maxime Ripard -
Commit 088454cd dropped return value from initram(), setting
gd->ram_size directly. Three boards were missed for SPL boot.Signed-off-by: York Sun
-
PSCI can be used on both multiple and single core socs. Current
implementation only allows PSCI to work on multiple core socs.
This patch removes this restriction so that PSCI can work on
single core socs as well.Signed-off-by: Chenhui Zhao
Signed-off-by: Tang Yuantian
Reviewed-by: York Sun -
Signed-off-by: Sumit Garg
Signed-off-by: Udit Agarwal
Tested-by: Vinitha Pillai
Reviewed-by: York Sun -
Signed-off-by: Sumit Garg
Signed-off-by: Udit Agarwal
Tested-by: Vinitha Pillai
Reviewed-by: York Sun -
Add Kconfig option to support loading PPA header from eMMC/SD and
NAND Flash.Signed-off-by: Sumit Garg
Signed-off-by: Udit Agarwal
Tested-by: Vinitha Pillai
Reviewed-by: York Sun -
The PPA is a EL3 firmware, which support PSCI, hotplug,
power-management features etc.Signed-off-by: Hou Zhiqiang
Reviewed-by: York Sun -
Signed-off-by: Hou Zhiqiang
Reviewed-by: York Sun -
The PPA is a EL3 firmware, which support PSCI, hotplug,
power-management features etc.Signed-off-by: Hou Zhiqiang
Reviewed-by: York Sun -
Signed-off-by: Santan Kumar
Signed-off-by: Priyanka Jain
Reviewed-by: York Sun
24 Apr, 2017
2 commits
-
Since commit ce412b7, RGMII TX clock internal delay is not enabled
for AR8033 unconditionally. On LS1021ATWR board, the third port
eTSEC3 uses AR8033 in RGMII mode. The TX/RX internal delay needs to
be enabled.This patch will set PHY_INTERFACE_MODE_RGMII_ID to enable RGMII TX/RX
clock internal delay for AR8033 on the third port.Signed-off-by: Alison Wang
Reviewed-by: York Sun -
Currently $fdtfile is constructed from CONFIG_DEFAULT_TREE, containing
the filename. However on arm64 that file is located in an allwinner
subdirectory.To avoid the need for users/distros symlinking the .dtb files, prepend
the vendor directory for ARM64.This aligns Pine64 with other boards such as Raspberry Pi 3.
Signed-off-by: Andreas Färber
Reviewed-by: Alexander Graf
Reviewed-by: Jagan Teki
21 Apr, 2017
3 commits
-
Before this patch, CONFIG_SYS_BOOTPARAMS_LEN was the same size as
CONFIG_SYS_MALLOC_LEN. So, if malloc() had previously been called, and
initr_malloc_bootparams() was called, it would fail with an out-of-
memory error. This patch fixes this issue by expanding the malloc pool
to 256KB.Signed-off-by: Kyle Edwards
Cc: Daniel Schwierzeck -
This fixes an issue with the saveenv command causing U-Boot to no
longer work on the QEMU Mips pseudoboard. Because the offset of the
environment was being determined by CONFIG_SYS_MONITOR_LEN, and this
value was less than the actual size of U-Boot, saveenv was overwriting
parts of the U-Boot code. Because CONFIG_SYS_MONITOR_LEN is no longer
used on MIPS, this patch removes it and places the environment at the
end of the pseudoboard's 4MB flash.Signed-off-by: Kyle Edwards
Cc: Daniel Schwierzeck -
Lichee Pi Zero is a development board with a V3s SoC, which features
64MiB DRAM co-packaged within the SoC, a TF slot, a SPI NOR slot (not
soldered in production batch), a 40-pin RGB LCD connector and some extra
pins available as 2.54mm pins or stamp holes.Add support for it.
Signed-off-by: Icenowy Zheng
Signed-off-by: Maxime Ripard
