Blame view
arch/arm/include/asm/arch-omap5/sys_proto.h
1.63 KB
508a58fa8 omap5: Add minima... |
1 2 3 4 |
/* * (C) Copyright 2010 * Texas Instruments, <www.ti.com> * |
1a4596601 Add GPL-2.0+ SPDX... |
5 |
* SPDX-License-Identifier: GPL-2.0+ |
508a58fa8 omap5: Add minima... |
6 7 8 9 10 11 12 |
*/ #ifndef _SYS_PROTO_H_ #define _SYS_PROTO_H_ #include <asm/arch/omap.h> #include <asm/io.h> |
af1d002f8 ARM: OMAP2+: Rena... |
13 |
#include <asm/arch/clock.h> |
508a58fa8 omap5: Add minima... |
14 |
#include <asm/omap_common.h> |
6aff05098 mtd: nand: omap: ... |
15 |
#include <linux/mtd/omap_gpmc.h> |
af1d002f8 ARM: OMAP2+: Rena... |
16 |
#include <asm/arch/clock.h> |
939911a64 armv7:TI: Add <as... |
17 |
#include <asm/ti-common/sys_proto.h> |
508a58fa8 omap5: Add minima... |
18 |
|
4a0eb7575 ARM: OMAP: Cleanu... |
19 |
DECLARE_GLOBAL_DATA_PTR; |
687054a7e arm: dra7xx: Add ... |
20 21 22 23 |
struct pad_conf_entry { u32 offset; u32 val; }; |
508a58fa8 omap5: Add minima... |
24 25 26 27 |
struct omap_sysinfo { char *board_string; }; extern const struct omap_sysinfo sysinfo; |
508a58fa8 omap5: Add minima... |
28 29 30 31 32 |
void gpmc_init(void); void watchdog_init(void); u32 get_device_type(void); void do_set_mux(u32 base, struct pad_conf_entry const *array, int size); void set_muxconf_regs_essential(void); |
508a58fa8 omap5: Add minima... |
33 34 |
u32 wait_on_value(u32, u32, void *, u32); void sdelay(unsigned long); |
508a58fa8 omap5: Add minima... |
35 36 |
void setup_clocks_for_console(void); void prcm_init(void); |
01b753ff7 ARM: OMAP4+: Chan... |
37 |
void bypass_dpll(u32 const base); |
508a58fa8 omap5: Add minima... |
38 39 40 41 42 43 44 |
void freq_update_core(void); u32 get_sys_clk_freq(void); u32 omap5_ddr_clk(void); void cancel_out(u32 *num, u32 *den, u32 den_limit); void sdram_init(void); u32 omap_sdram_size(void); u32 cortex_rev(void); |
4596dcc1d am33xx/omap: Move... |
45 |
void save_omap_boot_params(void); |
508a58fa8 omap5: Add minima... |
46 47 |
void init_omap_revision(void); void do_io_settings(void); |
4ca94d818 ARM: OMAP4+: pmic... |
48 |
void sri2c_init(void); |
63fc0c775 ARM: DRA7xx: powe... |
49 |
void gpi2c_init(void); |
a78274b20 OMAP3+: Introduce... |
50 |
int omap_vc_bypass_send_value(u8 sa, u8 reg_addr, u8 reg_data); |
702395073 ARM: OMAP3+: Dete... |
51 |
u32 warm_reset(void); |
38f25b125 OMAP4+: Force DDR... |
52 |
void force_emif_self_refresh(void); |
ef1697e99 ARM: OMAP5: Clean... |
53 |
void get_ioregs(const struct ctrl_ioregs **regs); |
d4d986ee2 ARM: OMAP5: srcom... |
54 |
void srcomp_enable(void); |
0b1b60c77 ARM: OMAP5: Fix w... |
55 |
void setup_warmreset_time(void); |
508a58fa8 omap5: Add minima... |
56 |
|
0b1b60c77 ARM: OMAP5: Fix w... |
57 58 59 60 61 62 63 64 65 |
static inline u32 div_round_up(u32 num, u32 den) { return (num + den - 1)/den; } static inline u32 usec_to_32k(u32 usec) { return div_round_up(32768 * usec, 1000000); } |
5f603761c ARM: DRA7 / OMAP5... |
66 67 |
#define OMAP5_SERVICE_L2ACTLR_SET 0x104 |
508a58fa8 omap5: Add minima... |
68 |
#endif |