Blame view
include/spartan2.h
3.21 KB
83d290c56 SPDX: Convert all... |
1 |
/* SPDX-License-Identifier: GPL-2.0+ */ |
c609719b8 Initial revision |
2 3 4 |
/* * (C) Copyright 2002 * Rich Ireland, Enterasys Networks, rireland@enterasys.com. |
c609719b8 Initial revision |
5 6 7 8 9 10 |
*/ #ifndef _SPARTAN2_H_ #define _SPARTAN2_H_ #include <xilinx.h> |
c609719b8 Initial revision |
11 12 |
/* Slave Parallel Implementation function table */ typedef struct { |
2df9d5c43 fpga: xilinx: Fix... |
13 14 15 16 17 18 19 20 21 22 23 24 25 |
xilinx_pre_fn pre; xilinx_pgm_fn pgm; xilinx_init_fn init; xilinx_err_fn err; xilinx_done_fn done; xilinx_clk_fn clk; xilinx_cs_fn cs; xilinx_wr_fn wr; xilinx_rdata_fn rdata; xilinx_wdata_fn wdata; xilinx_busy_fn busy; xilinx_abort_fn abort; xilinx_post_fn post; |
b625b9aef fpga: spartan2: A... |
26 |
} xilinx_spartan2_slave_parallel_fns; |
c609719b8 Initial revision |
27 28 29 |
/* Slave Serial Implementation function table */ typedef struct { |
2df9d5c43 fpga: xilinx: Fix... |
30 31 32 33 34 35 36 |
xilinx_pre_fn pre; xilinx_pgm_fn pgm; xilinx_clk_fn clk; xilinx_init_fn init; xilinx_done_fn done; xilinx_wr_fn wr; xilinx_post_fn post; |
b625b9aef fpga: spartan2: A... |
37 |
} xilinx_spartan2_slave_serial_fns; |
c609719b8 Initial revision |
38 |
|
4e9acc16f fpga: xilinx: spa... |
39 |
#if defined(CONFIG_FPGA_SPARTAN2) |
14cfc4f37 fpga: xilinx: Sim... |
40 |
extern struct xilinx_fpga_op spartan2_op; |
4e9acc16f fpga: xilinx: spa... |
41 42 43 44 |
# define FPGA_SPARTAN2_OPS &spartan2_op #else # define FPGA_SPARTAN2_OPS NULL #endif |
14cfc4f37 fpga: xilinx: Sim... |
45 |
|
c609719b8 Initial revision |
46 47 48 |
/* Device Image Sizes *********************************************************************/ /* Spartan-II (2.5V) */ |
53677ef18 Big white-space c... |
49 50 51 52 53 54 |
#define XILINX_XC2S15_SIZE 197728/8 #define XILINX_XC2S30_SIZE 336800/8 #define XILINX_XC2S50_SIZE 559232/8 #define XILINX_XC2S100_SIZE 781248/8 #define XILINX_XC2S150_SIZE 1040128/8 #define XILINX_XC2S200_SIZE 1335872/8 |
c609719b8 Initial revision |
55 |
|
9dd611b8c * Patch by Kurt S... |
56 57 58 59 60 61 |
/* Spartan-IIE (1.8V) */ #define XILINX_XC2S50E_SIZE 630048/8 #define XILINX_XC2S100E_SIZE 863840/8 #define XILINX_XC2S150E_SIZE 1134496/8 #define XILINX_XC2S200E_SIZE 1442016/8 #define XILINX_XC2S300E_SIZE 1875648/8 |
c609719b8 Initial revision |
62 63 64 65 |
/* Descriptor Macros *********************************************************************/ /* Spartan-II devices */ #define XILINX_XC2S15_DESC(iface, fn_table, cookie) \ |
4e9acc16f fpga: xilinx: spa... |
66 67 |
{ xilinx_spartan2, iface, XILINX_XC2S15_SIZE, fn_table, cookie, \ FPGA_SPARTAN2_OPS } |
c609719b8 Initial revision |
68 69 |
#define XILINX_XC2S30_DESC(iface, fn_table, cookie) \ |
4e9acc16f fpga: xilinx: spa... |
70 71 |
{ xilinx_spartan2, iface, XILINX_XC2S30_SIZE, fn_table, cookie, \ FPGA_SPARTAN2_OPS } |
c609719b8 Initial revision |
72 73 |
#define XILINX_XC2S50_DESC(iface, fn_table, cookie) \ |
4e9acc16f fpga: xilinx: spa... |
74 75 |
{ xilinx_spartan2, iface, XILINX_XC2S50_SIZE, fn_table, cookie, \ FPGA_SPARTAN2_OPS } |
c609719b8 Initial revision |
76 77 |
#define XILINX_XC2S100_DESC(iface, fn_table, cookie) \ |
4e9acc16f fpga: xilinx: spa... |
78 79 |
{ xilinx_spartan2, iface, XILINX_XC2S100_SIZE, fn_table, cookie, \ FPGA_SPARTAN2_OPS } |
c609719b8 Initial revision |
80 81 |
#define XILINX_XC2S150_DESC(iface, fn_table, cookie) \ |
4e9acc16f fpga: xilinx: spa... |
82 83 |
{ xilinx_spartan2, iface, XILINX_XC2S150_SIZE, fn_table, cookie, \ FPGA_SPARTAN2_OPS } |
c609719b8 Initial revision |
84 |
|
3bff4ffa3 Add new Xilinx Sp... |
85 |
#define XILINX_XC2S200_DESC(iface, fn_table, cookie) \ |
4e9acc16f fpga: xilinx: spa... |
86 87 |
{ xilinx_spartan2, iface, XILINX_XC2S200_SIZE, fn_table, cookie, \ FPGA_SPARTAN2_OPS } |
3bff4ffa3 Add new Xilinx Sp... |
88 |
|
9dd611b8c * Patch by Kurt S... |
89 |
#define XILINX_XC2S50E_DESC(iface, fn_table, cookie) \ |
4e9acc16f fpga: xilinx: spa... |
90 91 |
{ xilinx_spartan2, iface, XILINX_XC2S50E_SIZE, fn_table, cookie, \ FPGA_SPARTAN2_OPS } |
9dd611b8c * Patch by Kurt S... |
92 93 |
#define XILINX_XC2S100E_DESC(iface, fn_table, cookie) \ |
4e9acc16f fpga: xilinx: spa... |
94 95 |
{ xilinx_spartan2, iface, XILINX_XC2S100E_SIZE, fn_table, cookie, \ FPGA_SPARTAN2_OPS } |
9dd611b8c * Patch by Kurt S... |
96 97 |
#define XILINX_XC2S150E_DESC(iface, fn_table, cookie) \ |
4e9acc16f fpga: xilinx: spa... |
98 99 |
{ xilinx_spartan2, iface, XILINX_XC2S150E_SIZE, fn_table, cookie, \ FPGA_SPARTAN2_OPS } |
9dd611b8c * Patch by Kurt S... |
100 101 |
#define XILINX_XC2S200E_DESC(iface, fn_table, cookie) \ |
4e9acc16f fpga: xilinx: spa... |
102 103 |
{ xilinx_spartan2, iface, XILINX_XC2S200E_SIZE, fn_table, cookie, \ FPGA_SPARTAN2_OPS } |
9dd611b8c * Patch by Kurt S... |
104 105 |
#define XILINX_XC2S300E_DESC(iface, fn_table, cookie) \ |
4e9acc16f fpga: xilinx: spa... |
106 107 |
{ xilinx_spartan2, iface, XILINX_XC2S300E_SIZE, fn_table, cookie, \ FPGA_SPARTAN2_OPS } |
9dd611b8c * Patch by Kurt S... |
108 |
|
c609719b8 Initial revision |
109 |
#endif /* _SPARTAN2_H_ */ |