Blame view
include/configs/P1010RDB.h
26 KB
49249e137 powerpc/85xx: Add... |
1 2 3 |
/* * Copyright 2010-2011 Freescale Semiconductor, Inc. * |
1a4596601 Add GPL-2.0+ SPDX... |
4 |
* SPDX-License-Identifier: GPL-2.0+ |
49249e137 powerpc/85xx: Add... |
5 6 7 8 9 10 11 12 |
*/ /* * P010 RDB board configuration file */ #ifndef __CONFIG_H #define __CONFIG_H |
74fa22ed7 powerpc/mpc85xx:N... |
13 |
#include <asm/config_mpc85xx.h> |
d793e5a84 powerpc/85xx: Add... |
14 |
#define CONFIG_NAND_FSL_IFC |
49249e137 powerpc/85xx: Add... |
15 16 |
#ifdef CONFIG_SDCARD |
c9e1f5881 powerpc: p1010rdb... |
17 18 |
#define CONFIG_SPL_FLUSH_IMAGE #define CONFIG_SPL_TARGET "u-boot-with-spl.bin" |
c9e1f5881 powerpc: p1010rdb... |
19 20 21 22 23 24 25 26 27 28 29 30 31 |
#define CONFIG_SPL_TEXT_BASE 0xD0001000 #define CONFIG_SPL_PAD_TO 0x18000 #define CONFIG_SPL_MAX_SIZE (96 * 1024) #define CONFIG_SYS_MMC_U_BOOT_SIZE (512 << 10) #define CONFIG_SYS_MMC_U_BOOT_DST (0x11000000) #define CONFIG_SYS_MMC_U_BOOT_START (0x11000000) #define CONFIG_SYS_MMC_U_BOOT_OFFS (96 << 10) #define CONFIG_SYS_MPC85XX_NO_RESETVEC #define CONFIG_SYS_LDSCRIPT "arch/powerpc/cpu/mpc85xx/u-boot.lds" #define CONFIG_SPL_MMC_BOOT #ifdef CONFIG_SPL_BUILD #define CONFIG_SPL_COMMON_INIT_DDR #endif |
49249e137 powerpc/85xx: Add... |
32 33 34 |
#endif #ifdef CONFIG_SPIFLASH |
c9e1f5881 powerpc: p1010rdb... |
35 |
#ifdef CONFIG_SECURE_BOOT |
49249e137 powerpc/85xx: Add... |
36 |
#define CONFIG_RAMBOOT_SPIFLASH |
84e0fb403 powerpc/P1010RDB:... |
37 |
#define CONFIG_RESET_VECTOR_ADDRESS 0x110bfffc |
c9e1f5881 powerpc: p1010rdb... |
38 |
#else |
c9e1f5881 powerpc: p1010rdb... |
39 40 41 |
#define CONFIG_SPL_SPI_FLASH_MINIMAL #define CONFIG_SPL_FLUSH_IMAGE #define CONFIG_SPL_TARGET "u-boot-with-spl.bin" |
c9e1f5881 powerpc: p1010rdb... |
42 43 44 45 46 47 48 49 50 51 52 53 54 55 |
#define CONFIG_SPL_TEXT_BASE 0xD0001000 #define CONFIG_SPL_PAD_TO 0x18000 #define CONFIG_SPL_MAX_SIZE (96 * 1024) #define CONFIG_SYS_SPI_FLASH_U_BOOT_SIZE (512 << 10) #define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x11000000) #define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x11000000) #define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (96 << 10) #define CONFIG_SYS_MPC85XX_NO_RESETVEC #define CONFIG_SYS_LDSCRIPT "arch/powerpc/cpu/mpc85xx/u-boot.lds" #define CONFIG_SPL_SPI_BOOT #ifdef CONFIG_SPL_BUILD #define CONFIG_SPL_COMMON_INIT_DDR #endif #endif |
49249e137 powerpc/85xx: Add... |
56 |
#endif |
0fa934d23 board/p1010rdb:Ad... |
57 |
#ifdef CONFIG_NAND |
c9e1f5881 powerpc: p1010rdb... |
58 |
#ifdef CONFIG_SECURE_BOOT |
0fa934d23 board/p1010rdb:Ad... |
59 |
#define CONFIG_SPL_INIT_MINIMAL |
fbe76ae4e board/freescale:R... |
60 |
#define CONFIG_SPL_NAND_BOOT |
0fa934d23 board/p1010rdb:Ad... |
61 62 |
#define CONFIG_SPL_FLUSH_IMAGE #define CONFIG_SPL_TARGET "u-boot-with-spl.bin" |
0fa934d23 board/p1010rdb:Ad... |
63 64 65 66 |
#define CONFIG_SPL_TEXT_BASE 0xFFFFE000 #define CONFIG_SPL_MAX_SIZE 8192 #define CONFIG_SPL_RELOC_TEXT_BASE 0x00100000 #define CONFIG_SPL_RELOC_STACK 0x00100000 |
e222b1f36 powerpc/mpc85xx:I... |
67 |
#define CONFIG_SYS_NAND_U_BOOT_SIZE ((768 << 10) - 0x2000) |
0fa934d23 board/p1010rdb:Ad... |
68 69 70 71 |
#define CONFIG_SYS_NAND_U_BOOT_DST (0x00200000 - CONFIG_SPL_MAX_SIZE) #define CONFIG_SYS_NAND_U_BOOT_START 0x00200000 #define CONFIG_SYS_NAND_U_BOOT_OFFS 0 #define CONFIG_SYS_LDSCRIPT "arch/powerpc/cpu/mpc85xx/u-boot-nand.lds" |
c9e1f5881 powerpc: p1010rdb... |
72 |
#else |
c9e1f5881 powerpc: p1010rdb... |
73 74 75 |
#ifdef CONFIG_TPL_BUILD #define CONFIG_SPL_NAND_BOOT #define CONFIG_SPL_FLUSH_IMAGE |
c9e1f5881 powerpc: p1010rdb... |
76 |
#define CONFIG_SPL_NAND_INIT |
c9e1f5881 powerpc: p1010rdb... |
77 78 79 80 81 82 83 84 85 86 |
#define CONFIG_SPL_COMMON_INIT_DDR #define CONFIG_SPL_MAX_SIZE (128 << 10) #define CONFIG_SPL_TEXT_BASE 0xD0001000 #define CONFIG_SYS_MPC85XX_NO_RESETVEC #define CONFIG_SYS_NAND_U_BOOT_SIZE (576 << 10) #define CONFIG_SYS_NAND_U_BOOT_DST (0x11000000) #define CONFIG_SYS_NAND_U_BOOT_START (0x11000000) #define CONFIG_SYS_NAND_U_BOOT_OFFS ((128 + 128) << 10) #elif defined(CONFIG_SPL_BUILD) #define CONFIG_SPL_INIT_MINIMAL |
c9e1f5881 powerpc: p1010rdb... |
87 88 89 90 91 92 93 94 95 96 97 98 |
#define CONFIG_SPL_NAND_MINIMAL #define CONFIG_SPL_FLUSH_IMAGE #define CONFIG_SPL_TEXT_BASE 0xff800000 #define CONFIG_SPL_MAX_SIZE 8192 #define CONFIG_SYS_NAND_U_BOOT_SIZE (128 << 10) #define CONFIG_SYS_NAND_U_BOOT_DST 0xD0000000 #define CONFIG_SYS_NAND_U_BOOT_START 0xD0000000 #define CONFIG_SYS_NAND_U_BOOT_OFFS (128 << 10) #endif #define CONFIG_SPL_PAD_TO 0x20000 #define CONFIG_TPL_PAD_TO 0x20000 #define CONFIG_SPL_TARGET "u-boot-with-spl.bin" |
c9e1f5881 powerpc: p1010rdb... |
99 100 |
#define CONFIG_SYS_LDSCRIPT "arch/powerpc/cpu/mpc85xx/u-boot-nand.lds" #endif |
d793e5a84 powerpc/85xx: Add... |
101 |
#endif |
2f439e805 powerpc/85xx: Add... |
102 103 104 |
#ifdef CONFIG_NAND_SECBOOT /* NAND Boot */ #define CONFIG_RAMBOOT_NAND |
e222b1f36 powerpc/mpc85xx:I... |
105 |
#define CONFIG_RESET_VECTOR_ADDRESS 0x110bfffc |
2f439e805 powerpc/85xx: Add... |
106 |
#endif |
49249e137 powerpc/85xx: Add... |
107 108 109 |
#ifndef CONFIG_RESET_VECTOR_ADDRESS #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc #endif |
0fa934d23 board/p1010rdb:Ad... |
110 111 112 113 |
#ifdef CONFIG_SPL_BUILD #define CONFIG_SYS_MONITOR_BASE CONFIG_SPL_TEXT_BASE #else #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ |
49249e137 powerpc/85xx: Add... |
114 115 116 |
#endif /* High Level Configuration Options */ |
49249e137 powerpc/85xx: Add... |
117 |
#define CONFIG_SYS_HAS_SERDES /* common SERDES init code */ |
49249e137 powerpc/85xx: Add... |
118 |
#if defined(CONFIG_PCI) |
b38eaec53 include/configs: ... |
119 120 |
#define CONFIG_PCIE1 /* PCIE controller 1 (slot 1) */ #define CONFIG_PCIE2 /* PCIE controller 2 (slot 2) */ |
49249e137 powerpc/85xx: Add... |
121 |
#define CONFIG_FSL_PCI_INIT /* Use common FSL init code */ |
842033e69 pci: introduce CO... |
122 |
#define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */ |
49249e137 powerpc/85xx: Add... |
123 124 |
#define CONFIG_FSL_PCIE_RESET /* need PCIe reset errata */ #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */ |
49249e137 powerpc/85xx: Add... |
125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 |
/* * PCI Windows * Memory space is mapped 1-1, but I/O space must start from 0. */ /* controller 1, Slot 1, tgtid 1, Base address a000 */ #define CONFIG_SYS_PCIE1_NAME "mini PCIe Slot" #define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000 #ifdef CONFIG_PHYS_64BIT #define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000 #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull #else #define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000 #define CONFIG_SYS_PCIE1_MEM_PHYS 0x80000000 #endif #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */ #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc00000 #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000 #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */ #ifdef CONFIG_PHYS_64BIT #define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc00000ull #else #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc00000 #endif /* controller 2, Slot 2, tgtid 2, Base address 9000 */ |
7601686c6 powerpc: P1010RDB... |
150 |
#if defined(CONFIG_TARGET_P1010RDB_PA) |
49249e137 powerpc/85xx: Add... |
151 |
#define CONFIG_SYS_PCIE2_NAME "PCIe Slot" |
7601686c6 powerpc: P1010RDB... |
152 |
#elif defined(CONFIG_TARGET_P1010RDB_PB) |
e512c50bc powerpc/p1010rdb:... |
153 154 |
#define CONFIG_SYS_PCIE2_NAME "mini PCIe Slot" #endif |
49249e137 powerpc/85xx: Add... |
155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 |
#define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000 #ifdef CONFIG_PHYS_64BIT #define CONFIG_SYS_PCIE2_MEM_BUS 0xc0000000 #define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull #else #define CONFIG_SYS_PCIE2_MEM_BUS 0xa0000000 #define CONFIG_SYS_PCIE2_MEM_PHYS 0xa0000000 #endif #define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */ #define CONFIG_SYS_PCIE2_IO_VIRT 0xffc10000 #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000 #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */ #ifdef CONFIG_PHYS_64BIT #define CONFIG_SYS_PCIE2_IO_PHYS 0xfffc10000ull #else #define CONFIG_SYS_PCIE2_IO_PHYS 0xffc10000 #endif |
49249e137 powerpc/85xx: Add... |
172 |
#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ |
49249e137 powerpc/85xx: Add... |
173 |
#endif |
49249e137 powerpc/85xx: Add... |
174 175 176 177 178 |
#define CONFIG_TSEC_ENET #define CONFIG_ENV_OVERWRITE #define CONFIG_DDR_CLK_FREQ 66666666 /* DDRCLK on P1010 RDB */ #define CONFIG_SYS_CLK_FREQ 66666666 /* SYSCLK for P1010 RDB */ |
49249e137 powerpc/85xx: Add... |
179 |
#define CONFIG_MISC_INIT_R |
49249e137 powerpc/85xx: Add... |
180 181 182 183 184 185 |
#define CONFIG_HWCONFIG /* * These can be toggled for performance analysis, otherwise use default. */ #define CONFIG_L2_CACHE /* toggle L2 cache */ #define CONFIG_BTB /* toggle branch predition */ |
49249e137 powerpc/85xx: Add... |
186 187 188 189 190 191 192 |
#define CONFIG_ENABLE_36BIT_PHYS #ifdef CONFIG_PHYS_64BIT #define CONFIG_ADDR_MAP 1 #define CONFIG_SYS_NUM_ADDR_MAP 16 /* number of TLB1 entries */ #endif |
c3cc02af6 powerpc/p1010rdb:... |
193 |
#define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */ |
49249e137 powerpc/85xx: Add... |
194 |
#define CONFIG_SYS_MEMTEST_END 0x1fffffff |
49249e137 powerpc/85xx: Add... |
195 196 |
/* DDR Setup */ |
1ba62f101 powerpc/mpc8xxx: ... |
197 |
#define CONFIG_SYS_DDR_RAW_TIMING |
49249e137 powerpc/85xx: Add... |
198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 |
#define CONFIG_DDR_SPD #define CONFIG_SYS_SPD_BUS_NUM 1 #define SPD_EEPROM_ADDRESS 0x52 #define CONFIG_MEM_INIT_VALUE 0xDeadBeef #ifndef __ASSEMBLY__ extern unsigned long get_sdram_size(void); #endif #define CONFIG_SYS_SDRAM_SIZE get_sdram_size() /* DDR size */ #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE #define CONFIG_DIMM_SLOTS_PER_CTLR 1 #define CONFIG_CHIP_SELECTS_PER_CTRL 1 /* DDR3 Controller Settings */ #define CONFIG_SYS_DDR_CS0_BNDS 0x0000003f #define CONFIG_SYS_DDR_CS0_CONFIG 0x80014302 #define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000 #define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef #define CONFIG_SYS_DDR_INIT_ADDR 0x00000000 #define CONFIG_SYS_DDR_INIT_EXT_ADDR 0x00000000 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000 |
49249e137 powerpc/85xx: Add... |
222 223 224 225 |
#define CONFIG_SYS_DDR_ZQ_CONTROL 0x89080600 #define CONFIG_SYS_DDR_SR_CNTR 0x00000000 #define CONFIG_SYS_DDR_RCW_1 0x00000000 #define CONFIG_SYS_DDR_RCW_2 0x00000000 |
e512c50bc powerpc/p1010rdb:... |
226 227 |
#define CONFIG_SYS_DDR_CONTROL 0xc70c0008 /* Type = DDR3 */ #define CONFIG_SYS_DDR_CONTROL_2 0x24401000 |
49249e137 powerpc/85xx: Add... |
228 229 |
#define CONFIG_SYS_DDR_TIMING_4 0x00000001 #define CONFIG_SYS_DDR_TIMING_5 0x03402400 |
e512c50bc powerpc/p1010rdb:... |
230 231 232 |
#define CONFIG_SYS_DDR_TIMING_3_800 0x00030000 #define CONFIG_SYS_DDR_TIMING_0_800 0x00110104 #define CONFIG_SYS_DDR_TIMING_1_800 0x6f6b8644 |
49249e137 powerpc/85xx: Add... |
233 234 |
#define CONFIG_SYS_DDR_TIMING_2_800 0x0FA888CF #define CONFIG_SYS_DDR_CLK_CTRL_800 0x03000000 |
e512c50bc powerpc/p1010rdb:... |
235 236 |
#define CONFIG_SYS_DDR_MODE_1_800 0x00441420 #define CONFIG_SYS_DDR_MODE_2_800 0x00000000 |
49249e137 powerpc/85xx: Add... |
237 |
#define CONFIG_SYS_DDR_INTERVAL_800 0x0C300100 |
e512c50bc powerpc/p1010rdb:... |
238 |
#define CONFIG_SYS_DDR_WRLVL_CONTROL_800 0x8675f608 |
49249e137 powerpc/85xx: Add... |
239 240 241 242 243 244 245 246 247 248 249 250 251 252 |
/* settings for DDR3 at 667MT/s */ #define CONFIG_SYS_DDR_TIMING_3_667 0x00010000 #define CONFIG_SYS_DDR_TIMING_0_667 0x00110004 #define CONFIG_SYS_DDR_TIMING_1_667 0x5d59e544 #define CONFIG_SYS_DDR_TIMING_2_667 0x0FA890CD #define CONFIG_SYS_DDR_CLK_CTRL_667 0x03000000 #define CONFIG_SYS_DDR_MODE_1_667 0x00441210 #define CONFIG_SYS_DDR_MODE_2_667 0x00000000 #define CONFIG_SYS_DDR_INTERVAL_667 0x0a280000 #define CONFIG_SYS_DDR_WRLVL_CONTROL_667 0x8675F608 #define CONFIG_SYS_CCSRBAR 0xffe00000 #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR |
d793e5a84 powerpc/85xx: Add... |
253 |
/* Don't relocate CCSRBAR while in NAND_SPL */ |
0fa934d23 board/p1010rdb:Ad... |
254 |
#ifdef CONFIG_SPL_BUILD |
d793e5a84 powerpc/85xx: Add... |
255 256 |
#define CONFIG_SYS_CCSR_DO_NOT_RELOCATE #endif |
49249e137 powerpc/85xx: Add... |
257 258 259 260 261 262 263 264 265 266 267 268 269 |
/* * Memory map * * 0x0000_0000 0x3fff_ffff DDR 1G cacheable * 0x8000_0000 0xbfff_ffff PCI Express Mem 1.5G non-cacheable * 0xffc0_0000 0xffc3_ffff PCI IO range 256k non-cacheable * * Localbus non-cacheable * 0xff80_0000 0xff8f_ffff NAND Flash 1M non-cacheable * 0xffb0_0000 0xffbf_ffff Board CPLD 1M non-cacheable * 0xffd0_0000 0xffd0_3fff L1 for stack 16K Cacheable TLB0 * 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable */ |
49249e137 powerpc/85xx: Add... |
270 271 272 273 |
/* * IFC Definitions */ /* NOR Flash on IFC */ |
0fa934d23 board/p1010rdb:Ad... |
274 |
|
49249e137 powerpc/85xx: Add... |
275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 |
#define CONFIG_SYS_FLASH_BASE 0xee000000 #define CONFIG_SYS_MAX_FLASH_SECT 256 /* 32M */ #ifdef CONFIG_PHYS_64BIT #define CONFIG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CONFIG_SYS_FLASH_BASE) #else #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE #endif #define CONFIG_SYS_NOR_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \ CSPR_PORT_SIZE_16 | \ CSPR_MSEL_NOR | \ CSPR_V) #define CONFIG_SYS_NOR_AMASK IFC_AMASK(32*1024*1024) #define CONFIG_SYS_NOR_CSOR CSOR_NOR_ADM_SHIFT(7) /* NOR Flash Timing Params */ #define CONFIG_SYS_NOR_FTIM0 FTIM0_NOR_TACSE(0x4) | \ FTIM0_NOR_TEADC(0x5) | \ FTIM0_NOR_TEAHC(0x5) #define CONFIG_SYS_NOR_FTIM1 FTIM1_NOR_TACO(0x1e) | \ FTIM1_NOR_TRAD_NOR(0x0f) #define CONFIG_SYS_NOR_FTIM2 FTIM2_NOR_TCS(0x4) | \ FTIM2_NOR_TCH(0x4) | \ FTIM2_NOR_TWP(0x1c) #define CONFIG_SYS_NOR_FTIM3 0x0 #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS} #define CONFIG_SYS_FLASH_QUIET_TEST #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */ #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ #undef CONFIG_SYS_FLASH_CHECKSUM #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ /* CFI for NOR Flash */ #define CONFIG_FLASH_CFI_DRIVER #define CONFIG_SYS_FLASH_CFI #define CONFIG_SYS_FLASH_EMPTY_INFO #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* NAND Flash on IFC */ #define CONFIG_SYS_NAND_BASE 0xff800000 #ifdef CONFIG_PHYS_64BIT #define CONFIG_SYS_NAND_BASE_PHYS 0xfff800000ull #else #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE #endif |
ac6880782 p1010rdb: enable ... |
323 324 |
#define CONFIG_MTD_DEVICE #define CONFIG_MTD_PARTITION |
ac6880782 p1010rdb: enable ... |
325 |
|
49249e137 powerpc/85xx: Add... |
326 327 328 329 330 |
#define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ | CSPR_PORT_SIZE_8 \ | CSPR_MSEL_NAND \ | CSPR_V) #define CONFIG_SYS_NAND_AMASK IFC_AMASK(64*1024) |
e512c50bc powerpc/p1010rdb:... |
331 |
|
7601686c6 powerpc: P1010RDB... |
332 |
#if defined(CONFIG_TARGET_P1010RDB_PA) |
49249e137 powerpc/85xx: Add... |
333 334 335 336 337 338 339 |
#define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \ | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \ | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \ | CSOR_NAND_RAL_2 /* RAL = 2 Bytes */ \ | CSOR_NAND_PGS_512 /* Page Size = 512b */ \ | CSOR_NAND_SPRZ_16 /* Spare size = 16 */ \ | CSOR_NAND_PB(32)) /* 32 Pages Per Block */ |
e512c50bc powerpc/p1010rdb:... |
340 |
#define CONFIG_SYS_NAND_BLOCK_SIZE (16 * 1024) |
7601686c6 powerpc: P1010RDB... |
341 |
#elif defined(CONFIG_TARGET_P1010RDB_PB) |
e512c50bc powerpc/p1010rdb:... |
342 343 344 345 346 347 348 349 350 351 |
#define CONFIG_SYS_NAND_ONFI_DETECTION #define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \ | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \ | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \ | CSOR_NAND_RAL_3 /* RAL = 3Byes */ \ | CSOR_NAND_PGS_4K /* Page Size = 4K */ \ | CSOR_NAND_SPRZ_224 /* Spare size = 224 */ \ | CSOR_NAND_PB(128)) /*Pages Per Block = 128 */ #define CONFIG_SYS_NAND_BLOCK_SIZE (512 * 1024) #endif |
49249e137 powerpc/85xx: Add... |
352 |
|
d793e5a84 powerpc/85xx: Add... |
353 354 |
#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE } #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
d793e5a84 powerpc/85xx: Add... |
355 |
|
7601686c6 powerpc: P1010RDB... |
356 |
#if defined(CONFIG_TARGET_P1010RDB_PA) |
49249e137 powerpc/85xx: Add... |
357 358 359 360 361 362 363 364 365 366 367 368 369 |
/* NAND Flash Timing Params */ #define CONFIG_SYS_NAND_FTIM0 FTIM0_NAND_TCCST(0x01) | \ FTIM0_NAND_TWP(0x0C) | \ FTIM0_NAND_TWCHT(0x04) | \ FTIM0_NAND_TWH(0x05) #define CONFIG_SYS_NAND_FTIM1 FTIM1_NAND_TADLE(0x1d) | \ FTIM1_NAND_TWBE(0x1d) | \ FTIM1_NAND_TRR(0x07) | \ FTIM1_NAND_TRP(0x0c) #define CONFIG_SYS_NAND_FTIM2 FTIM2_NAND_TRAD(0x0c) | \ FTIM2_NAND_TREH(0x05) | \ FTIM2_NAND_TWHRE(0x0f) #define CONFIG_SYS_NAND_FTIM3 FTIM3_NAND_TWW(0x04) |
7601686c6 powerpc: P1010RDB... |
370 |
#elif defined(CONFIG_TARGET_P1010RDB_PB) |
e512c50bc powerpc/p1010rdb:... |
371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 |
/* support MT29F16G08ABABAWP 4k-pagesize 2G-bytes NAND */ /* ONFI NAND Flash mode0 Timing Params */ #define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07)| \ FTIM0_NAND_TWP(0x18) | \ FTIM0_NAND_TWCHT(0x07) | \ FTIM0_NAND_TWH(0x0a)) #define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32)| \ FTIM1_NAND_TWBE(0x39) | \ FTIM1_NAND_TRR(0x0e) | \ FTIM1_NAND_TRP(0x18)) #define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \ FTIM2_NAND_TREH(0x0a) | \ FTIM2_NAND_TWHRE(0x1e)) #define CONFIG_SYS_NAND_FTIM3 0x0 #endif |
49249e137 powerpc/85xx: Add... |
386 387 388 |
#define CONFIG_SYS_NAND_DDR_LAW 11 /* Set up IFC registers for boot location NOR/NAND */ |
0fa934d23 board/p1010rdb:Ad... |
389 |
#if defined(CONFIG_NAND) || defined(CONFIG_NAND_SECBOOT) |
d793e5a84 powerpc/85xx: Add... |
390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 |
#define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR #define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK #define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0 #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1 #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2 #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3 #define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR_CSPR #define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK #define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0 #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1 #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2 #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3 #else |
49249e137 powerpc/85xx: Add... |
405 406 407 408 409 410 411 412 413 414 415 416 417 418 |
#define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR_CSPR #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0 #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1 #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2 #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3 #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR #define CONFIG_SYS_AMASK1 CONFIG_SYS_NAND_AMASK #define CONFIG_SYS_CSOR1 CONFIG_SYS_NAND_CSOR #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NAND_FTIM0 #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NAND_FTIM1 #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NAND_FTIM2 #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NAND_FTIM3 |
d793e5a84 powerpc/85xx: Add... |
419 |
#endif |
49249e137 powerpc/85xx: Add... |
420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 |
/* CPLD on IFC */ #define CONFIG_SYS_CPLD_BASE 0xffb00000 #ifdef CONFIG_PHYS_64BIT #define CONFIG_SYS_CPLD_BASE_PHYS 0xfffb00000ull #else #define CONFIG_SYS_CPLD_BASE_PHYS CONFIG_SYS_CPLD_BASE #endif #define CONFIG_SYS_CSPR3 (CSPR_PHYS_ADDR(CONFIG_SYS_CPLD_BASE_PHYS) \ | CSPR_PORT_SIZE_8 \ | CSPR_MSEL_GPCM \ | CSPR_V) #define CONFIG_SYS_AMASK3 IFC_AMASK(64*1024) #define CONFIG_SYS_CSOR3 0x0 /* CPLD Timing parameters for IFC CS3 */ #define CONFIG_SYS_CS3_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \ FTIM0_GPCM_TEADC(0x0e) | \ FTIM0_GPCM_TEAHC(0x0e)) #define CONFIG_SYS_CS3_FTIM1 (FTIM1_GPCM_TACO(0x0e) | \ FTIM1_GPCM_TRAD(0x1f)) #define CONFIG_SYS_CS3_FTIM2 (FTIM2_GPCM_TCS(0x0e) | \ |
de5191631 powerpc/ifc: fix ... |
442 |
FTIM2_GPCM_TCH(0x8) | \ |
49249e137 powerpc/85xx: Add... |
443 444 |
FTIM2_GPCM_TWP(0x1f)) #define CONFIG_SYS_CS3_FTIM3 0x0 |
49249e137 powerpc/85xx: Add... |
445 |
|
76c9aaf58 powerpc/p1010rdb:... |
446 447 |
#if defined(CONFIG_RAMBOOT_SDCARD) || defined(CONFIG_RAMBOOT_SPIFLASH) || \ defined(CONFIG_RAMBOOT_NAND) |
49249e137 powerpc/85xx: Add... |
448 449 450 451 452 |
#define CONFIG_SYS_RAMBOOT #define CONFIG_SYS_EXTRA_ENV_RELOC #else #undef CONFIG_SYS_RAMBOOT #endif |
74fa22ed7 powerpc/mpc85xx:N... |
453 |
#ifdef CONFIG_SYS_FSL_ERRATUM_IFC_A003399 |
50c763676 powerpc/p1010rdb:... |
454 |
#if !defined(CONFIG_SPL) && !defined(CONFIG_SYS_RAMBOOT) |
74fa22ed7 powerpc/mpc85xx:N... |
455 456 457 |
#define CONFIG_A003399_NOR_WORKAROUND #endif #endif |
49249e137 powerpc/85xx: Add... |
458 459 460 461 |
#define CONFIG_BOARD_EARLY_INIT_R #define CONFIG_SYS_INIT_RAM_LOCK #define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* stack in RAM */ |
b39d1213e powerpc: Replace ... |
462 |
#define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 /* End of used area in RAM */ |
49249e137 powerpc/85xx: Add... |
463 |
|
b39d1213e powerpc: Replace ... |
464 |
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE \ |
49249e137 powerpc/85xx: Add... |
465 466 |
- GENERATED_GBL_DATA_SIZE) #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
9307cbaba powerpc/mpc85xx:U... |
467 |
#define CONFIG_SYS_MONITOR_LEN (768 * 1024) |
49249e137 powerpc/85xx: Add... |
468 |
#define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc*/ |
c9e1f5881 powerpc: p1010rdb... |
469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 |
/* * Config the L2 Cache as L2 SRAM */ #if defined(CONFIG_SPL_BUILD) #if defined(CONFIG_SDCARD) || defined(CONFIG_SPIFLASH) #define CONFIG_SYS_INIT_L2_ADDR 0xD0000000 #define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR #define CONFIG_SYS_L2_SIZE (256 << 10) #define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE) #define CONFIG_SPL_RELOC_TEXT_BASE 0xD0001000 #define CONFIG_SPL_RELOC_STACK (CONFIG_SYS_INIT_L2_ADDR + 112 * 1024) #define CONFIG_SPL_RELOC_STACK_SIZE (16 << 10) #define CONFIG_SPL_RELOC_MALLOC_ADDR (CONFIG_SYS_INIT_L2_ADDR + 128 * 1024) #define CONFIG_SPL_RELOC_MALLOC_SIZE (128 << 10) #define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L2_ADDR + 96 * 1024) #elif defined(CONFIG_NAND) #ifdef CONFIG_TPL_BUILD #define CONFIG_SYS_INIT_L2_ADDR 0xD0000000 #define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR #define CONFIG_SYS_L2_SIZE (256 << 10) #define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE) #define CONFIG_SPL_RELOC_TEXT_BASE 0xD0001000 #define CONFIG_SPL_RELOC_STACK (CONFIG_SYS_INIT_L2_ADDR + 192 * 1024) #define CONFIG_SPL_RELOC_MALLOC_ADDR (CONFIG_SYS_INIT_L2_ADDR + 208 * 1024) #define CONFIG_SPL_RELOC_MALLOC_SIZE (48 << 10) #define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L2_ADDR + 176 * 1024) #else #define CONFIG_SYS_INIT_L2_ADDR 0xD0000000 #define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR #define CONFIG_SYS_L2_SIZE (256 << 10) #define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE) #define CONFIG_SPL_RELOC_TEXT_BASE (CONFIG_SYS_INIT_L2_END - 0x3000) #define CONFIG_SPL_RELOC_STACK ((CONFIG_SYS_INIT_L2_END - 1) & ~0xF) #endif #endif #endif |
49249e137 powerpc/85xx: Add... |
505 506 507 |
/* Serial Port */ #define CONFIG_CONS_INDEX 1 #undef CONFIG_SERIAL_SOFTWARE_FIFO |
49249e137 powerpc/85xx: Add... |
508 509 510 |
#define CONFIG_SYS_NS16550_SERIAL #define CONFIG_SYS_NS16550_REG_SIZE 1 #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) |
c9e1f5881 powerpc: p1010rdb... |
511 |
#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_INIT_MINIMAL) |
d793e5a84 powerpc/85xx: Add... |
512 513 |
#define CONFIG_NS16550_MIN_FUNCTIONS #endif |
49249e137 powerpc/85xx: Add... |
514 |
|
49249e137 powerpc/85xx: Add... |
515 516 517 518 519 |
#define CONFIG_SYS_BAUDRATE_TABLE \ {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200} #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500) #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600) |
00f792e0d i2c, fsl_i2c: swi... |
520 521 522 523 524 525 526 527 528 |
/* I2C */ #define CONFIG_SYS_I2C #define CONFIG_SYS_I2C_FSL #define CONFIG_SYS_FSL_I2C_SPEED 400000 #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000 #define CONFIG_SYS_FSL_I2C2_SPEED 400000 #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100 |
ad89da0c3 board/p1010rdb: a... |
529 |
#define I2C_PCA9557_ADDR1 0x18 |
e512c50bc powerpc/p1010rdb:... |
530 |
#define I2C_PCA9557_ADDR2 0x19 |
ad89da0c3 board/p1010rdb: a... |
531 |
#define I2C_PCA9557_BUS_NUM 0 |
49249e137 powerpc/85xx: Add... |
532 533 |
/* I2C EEPROM */ |
7601686c6 powerpc: P1010RDB... |
534 |
#if defined(CONFIG_TARGET_P1010RDB_PB) |
e512c50bc powerpc/p1010rdb:... |
535 536 537 538 539 540 541 542 543 |
#define CONFIG_ID_EEPROM #ifdef CONFIG_ID_EEPROM #define CONFIG_SYS_I2C_EEPROM_NXID #endif #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 #define CONFIG_SYS_EEPROM_BUS_NUM 0 #define MAX_NUM_PORTS 9 /* for 128Bytes EEPROM */ #endif |
49249e137 powerpc/85xx: Add... |
544 |
/* enable read and write access to EEPROM */ |
49249e137 powerpc/85xx: Add... |
545 546 547 548 549 550 551 |
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3 #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5 /* RTC */ #define CONFIG_RTC_PT7C4338 #define CONFIG_SYS_I2C_RTC_ADDR 0x68 |
49249e137 powerpc/85xx: Add... |
552 553 554 555 |
/* * SPI interface will not be available in case of NAND boot SPI CS0 will be * used for SLIC */ |
0fa934d23 board/p1010rdb:Ad... |
556 |
#if !defined(CONFIG_NAND) || !defined(CONFIG_NAND_SECBOOT) |
49249e137 powerpc/85xx: Add... |
557 |
/* eSPI - Enhanced SPI */ |
49249e137 powerpc/85xx: Add... |
558 559 |
#define CONFIG_SF_DEFAULT_SPEED 10000000 #define CONFIG_SF_DEFAULT_MODE SPI_MODE_0 |
d793e5a84 powerpc/85xx: Add... |
560 |
#endif |
49249e137 powerpc/85xx: Add... |
561 562 |
#if defined(CONFIG_TSEC_ENET) |
49249e137 powerpc/85xx: Add... |
563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 |
#define CONFIG_MII /* MII PHY management */ #define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */ #define CONFIG_TSEC1 1 #define CONFIG_TSEC1_NAME "eTSEC1" #define CONFIG_TSEC2 1 #define CONFIG_TSEC2_NAME "eTSEC2" #define CONFIG_TSEC3 1 #define CONFIG_TSEC3_NAME "eTSEC3" #define TSEC1_PHY_ADDR 1 #define TSEC2_PHY_ADDR 0 #define TSEC3_PHY_ADDR 2 #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) #define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) #define TSEC1_PHYIDX 0 #define TSEC2_PHYIDX 0 #define TSEC3_PHYIDX 0 #define CONFIG_ETHPRIME "eTSEC1" |
49249e137 powerpc/85xx: Add... |
585 586 587 588 589 590 591 592 593 |
/* TBI PHY configuration for SGMII mode */ #define CONFIG_TSEC_TBICR_SETTINGS ( \ TBICR_PHY_RESET \ | TBICR_ANEG_ENABLE \ | TBICR_FULL_DUPLEX \ | TBICR_SPEED1_SET \ ) #endif /* CONFIG_TSEC_ENET */ |
49249e137 powerpc/85xx: Add... |
594 |
/* SATA */ |
9760b274d powerpc/corenet_d... |
595 |
#define CONFIG_FSL_SATA_V2 |
49249e137 powerpc/85xx: Add... |
596 597 598 599 600 601 602 603 604 |
#ifdef CONFIG_FSL_SATA #define CONFIG_SYS_SATA_MAX_DEVICE 2 #define CONFIG_SATA1 #define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA #define CONFIG_SATA2 #define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR #define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA |
49249e137 powerpc/85xx: Add... |
605 606 |
#define CONFIG_LBA48 #endif /* #ifdef CONFIG_FSL_SATA */ |
49249e137 powerpc/85xx: Add... |
607 |
#ifdef CONFIG_MMC |
49249e137 powerpc/85xx: Add... |
608 |
#define CONFIG_FSL_ESDHC |
49249e137 powerpc/85xx: Add... |
609 610 611 612 613 614 |
#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR #endif #define CONFIG_HAS_FSL_DR_USB #if defined(CONFIG_HAS_FSL_DR_USB) |
8850c5d57 Kconfig: USB: Mig... |
615 |
#ifdef CONFIG_USB_EHCI_HCD |
49249e137 powerpc/85xx: Add... |
616 617 |
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET #define CONFIG_USB_EHCI_FSL |
49249e137 powerpc/85xx: Add... |
618 619 620 621 622 623 |
#endif #endif /* * Environment */ |
c9e1f5881 powerpc: p1010rdb... |
624 |
#if defined(CONFIG_SDCARD) |
4394d0c2e sdhc_boot: Introd... |
625 |
#define CONFIG_FSL_FIXED_MMC_LOCATION |
49249e137 powerpc/85xx: Add... |
626 627 |
#define CONFIG_SYS_MMC_ENV_DEV 0 #define CONFIG_ENV_SIZE 0x2000 |
c9e1f5881 powerpc: p1010rdb... |
628 |
#elif defined(CONFIG_SPIFLASH) |
49249e137 powerpc/85xx: Add... |
629 630 631 632 633 634 635 |
#define CONFIG_ENV_SPI_BUS 0 #define CONFIG_ENV_SPI_CS 0 #define CONFIG_ENV_SPI_MAX_HZ 10000000 #define CONFIG_ENV_SPI_MODE 0 #define CONFIG_ENV_OFFSET 0x100000 /* 1MB */ #define CONFIG_ENV_SECT_SIZE 0x10000 #define CONFIG_ENV_SIZE 0x2000 |
0fa934d23 board/p1010rdb:Ad... |
636 |
#elif defined(CONFIG_NAND) |
c9e1f5881 powerpc: p1010rdb... |
637 638 639 640 |
#ifdef CONFIG_TPL_BUILD #define CONFIG_ENV_SIZE 0x2000 #define CONFIG_ENV_ADDR (CONFIG_SYS_INIT_L2_ADDR + (160 << 10)) #else |
7601686c6 powerpc: P1010RDB... |
641 |
#if defined(CONFIG_TARGET_P1010RDB_PA) |
d793e5a84 powerpc/85xx: Add... |
642 |
#define CONFIG_ENV_SIZE CONFIG_SYS_NAND_BLOCK_SIZE |
e512c50bc powerpc/p1010rdb:... |
643 |
#define CONFIG_ENV_RANGE (3 * CONFIG_ENV_SIZE) /* 3*16=48K for env */ |
7601686c6 powerpc: P1010RDB... |
644 |
#elif defined(CONFIG_TARGET_P1010RDB_PB) |
e512c50bc powerpc/p1010rdb:... |
645 646 647 |
#define CONFIG_ENV_SIZE (16 * 1024) #define CONFIG_ENV_RANGE (32 * CONFIG_ENV_SIZE) /* new block size 512K */ #endif |
c9e1f5881 powerpc: p1010rdb... |
648 649 |
#endif #define CONFIG_ENV_OFFSET (1024 * 1024) |
0fa934d23 board/p1010rdb:Ad... |
650 |
#elif defined(CONFIG_SYS_RAMBOOT) |
49249e137 powerpc/85xx: Add... |
651 652 |
#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000) #define CONFIG_ENV_SIZE 0x2000 |
49249e137 powerpc/85xx: Add... |
653 |
#else |
49249e137 powerpc/85xx: Add... |
654 |
#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE) |
49249e137 powerpc/85xx: Add... |
655 656 657 658 659 660 |
#define CONFIG_ENV_SIZE 0x2000 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */ #endif #define CONFIG_LOADS_ECHO /* echo on for serial download */ #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */ |
49249e137 powerpc/85xx: Add... |
661 |
#undef CONFIG_WATCHDOG /* watchdog disabled */ |
8850c5d57 Kconfig: USB: Mig... |
662 |
#if defined(CONFIG_MMC) || defined(CONFIG_USB_EHCI_HCD) \ |
49249e137 powerpc/85xx: Add... |
663 |
|| defined(CONFIG_FSL_SATA) |
49249e137 powerpc/85xx: Add... |
664 665 666 667 668 |
#endif /* * Miscellaneous configurable options */ |
49249e137 powerpc/85xx: Add... |
669 |
#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ |
49249e137 powerpc/85xx: Add... |
670 |
|
49249e137 powerpc/85xx: Add... |
671 |
/* |
49249e137 powerpc/85xx: Add... |
672 673 674 675 676 677 678 679 680 |
* For booting Linux, the board info and command line data * have to be in the first 64 MB of memory, since this is * the maximum mapped by the Linux kernel during initialization. */ #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux */ #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ #if defined(CONFIG_CMD_KGDB) #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
49249e137 powerpc/85xx: Add... |
681 682 683 684 685 686 687 688 689 690 691 |
#endif /* * Environment Configuration */ #if defined(CONFIG_TSEC_ENET) #define CONFIG_HAS_ETH0 #define CONFIG_HAS_ETH1 #define CONFIG_HAS_ETH2 #endif |
8b3637c66 common: cosmetic:... |
692 |
#define CONFIG_ROOTPATH "/opt/nfsroot" |
b3f44c21e common: cosmetic:... |
693 |
#define CONFIG_BOOTFILE "uImage" |
49249e137 powerpc/85xx: Add... |
694 695 696 697 |
#define CONFIG_UBOOTPATH u-boot.bin/* U-Boot image on TFTP server */ /* default location for tftp and bootm */ #define CONFIG_LOADADDR 1000000 |
49249e137 powerpc/85xx: Add... |
698 |
#define CONFIG_EXTRA_ENV_SETTINGS \ |
5368c55d4 COMMON: Use __str... |
699 |
"hwconfig=" __stringify(CONFIG_DEF_HWCONFIG) "\0" \ |
49249e137 powerpc/85xx: Add... |
700 |
"netdev=eth0\0" \ |
5368c55d4 COMMON: Use __str... |
701 |
"uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \ |
49249e137 powerpc/85xx: Add... |
702 703 704 705 |
"loadaddr=1000000\0" \ "consoledev=ttyS0\0" \ "ramdiskaddr=2000000\0" \ "ramdiskfile=rootfs.ext2.gz.uboot\0" \ |
b24a4f624 powerpc/85xx: Inc... |
706 |
"fdtaddr=1e00000\0" \ |
49249e137 powerpc/85xx: Add... |
707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 |
"fdtfile=p1010rdb.dtb\0" \ "bdev=sda1\0" \ "hwconfig=usb1:dr_mode=host,phy_type=utmi\0" \ "othbootargs=ramdisk_size=600000\0" \ "usbfatboot=setenv bootargs root=/dev/ram rw " \ "console=$consoledev,$baudrate $othbootargs; " \ "usb start;" \ "fatload usb 0:2 $loadaddr $bootfile;" \ "fatload usb 0:2 $fdtaddr $fdtfile;" \ "fatload usb 0:2 $ramdiskaddr $ramdiskfile;" \ "bootm $loadaddr $ramdiskaddr $fdtaddr\0" \ "usbext2boot=setenv bootargs root=/dev/ram rw " \ "console=$consoledev,$baudrate $othbootargs; " \ "usb start;" \ "ext2load usb 0:4 $loadaddr $bootfile;" \ "ext2load usb 0:4 $fdtaddr $fdtfile;" \ "ext2load usb 0:4 $ramdiskaddr $ramdiskfile;" \ |
e512c50bc powerpc/p1010rdb:... |
724 725 |
"bootm $loadaddr $ramdiskaddr $fdtaddr\0" \ CONFIG_BOOTMODE |
7601686c6 powerpc: P1010RDB... |
726 |
#if defined(CONFIG_TARGET_P1010RDB_PA) |
e512c50bc powerpc/p1010rdb:... |
727 728 729 730 731 732 733 |
#define CONFIG_BOOTMODE \ "boot_bank0=i2c dev 0; i2c mw 18 1 f1; i2c mw 18 3 f0;" \ "mw.b ffb00011 0; mw.b ffb00009 0; reset\0" \ "boot_bank1=i2c dev 0; i2c mw 18 1 f1; i2c mw 18 3 f0;" \ "mw.b ffb00011 0; mw.b ffb00009 1; reset\0" \ "boot_nand=i2c dev 0; i2c mw 18 1 f9; i2c mw 18 3 f0;" \ "mw.b ffb00011 0; mw.b ffb00017 1; reset\0" |
7601686c6 powerpc: P1010RDB... |
734 |
#elif defined(CONFIG_TARGET_P1010RDB_PB) |
e512c50bc powerpc/p1010rdb:... |
735 736 737 738 739 740 741 742 743 744 745 746 |
#define CONFIG_BOOTMODE \ "boot_bank0=i2c dev 0; i2c mw 18 1 fe; i2c mw 18 3 0;" \ "i2c mw 19 1 2; i2c mw 19 3 e1; reset\0" \ "boot_bank1=i2c dev 0; i2c mw 18 1 fe; i2c mw 18 3 0;" \ "i2c mw 19 1 12; i2c mw 19 3 e1; reset\0" \ "boot_nand=i2c dev 0; i2c mw 18 1 fc; i2c mw 18 3 0;" \ "i2c mw 19 1 8; i2c mw 19 3 f7; reset\0" \ "boot_spi=i2c dev 0; i2c mw 18 1 fa; i2c mw 18 3 0;" \ "i2c mw 19 1 0; i2c mw 19 3 f7; reset\0" \ "boot_sd=i2c dev 0; i2c mw 18 1 f8; i2c mw 18 3 0;" \ "i2c mw 19 1 4; i2c mw 19 3 f3; reset\0" #endif |
49249e137 powerpc/85xx: Add... |
747 748 749 750 751 752 753 754 755 756 |
#define CONFIG_RAMBOOTCOMMAND \ "setenv bootargs root=/dev/ram rw " \ "console=$consoledev,$baudrate $othbootargs; " \ "tftp $ramdiskaddr $ramdiskfile;" \ "tftp $loadaddr $bootfile;" \ "tftp $fdtaddr $fdtfile;" \ "bootm $loadaddr $ramdiskaddr $fdtaddr" #define CONFIG_BOOTCOMMAND CONFIG_RAMBOOTCOMMAND |
2f439e805 powerpc/85xx: Add... |
757 |
#include <asm/fsl_secure_boot.h> |
2f439e805 powerpc/85xx: Add... |
758 |
|
49249e137 powerpc/85xx: Add... |
759 |
#endif /* __CONFIG_H */ |