Commit 9ca2116ce49449602eb9e2f8a0cafe811bcc3086
1 parent
807abb18f1
Exists in
v2017.01-smarct4x
and in
37 other branches
arm: socfpga: cache: Define cacheline size
The Cortex-A9 has 32-byte long L1 cachelines. Define this value. Signed-off-by: Marek Vasut <marex@denx.de> Cc: Chin Liang See <clsee@altera.com> Cc: Dinh Nguyen <dinguyen@altera.com> Cc: Albert Aribaud <albert.u.boot@aribaud.net> Cc: Tom Rini <trini@ti.com> Cc: Wolfgang Denk <wd@denx.de> Cc: Pavel Machek <pavel@denx.de> Acked-by: Pavel Machek <pavel@denx.de>
Showing 1 changed file with 2 additions and 0 deletions Side-by-side Diff
include/configs/socfpga_cyclone5.h