Commit
a80a661989d35620465da85d9d9f8179e9c9e843
Exists in
master
and in
55 other branches
8qm-imx_v2020.04_5.4.70_2.3.0, emb_lf_v2022.04, emb_lf_v2023.04, imx_v2015.04_4.1.15_1.0.0_ga, pitx_8mp_lf_v2020.04, smarc-8m-android-10.0.0_2.6.0, smarc-8m-android-11.0.0_2.0.0, smarc-8mp-android-11.0.0_2.0.0, smarc-emmc-imx_v2014.04_3.10.53_1.1.0_ga, smarc-emmc-imx_v2014.04_3.14.28_1.0.0_ga, smarc-imx-l5.0.0_1.0.0-ga, smarc-imx6_v2018.03_4.14.98_2.0.0_ga, smarc-imx7_v2017.03_4.9.11_1.0.0_ga, smarc-imx7_v2018.03_4.14.98_2.0.0_ga, smarc-imx_v2014.04_3.14.28_1.0.0_ga, smarc-imx_v2015.04_4.1.15_1.0.0_ga, smarc-imx_v2017.03_4.9.11_1.0.0_ga, smarc-imx_v2017.03_4.9.88_2.0.0_ga, smarc-imx_v2017.03_o8.1.0_1.3.0_8m, smarc-imx_v2018.03_4.14.78_1.0.0_ga, smarc-m6.0.1_2.1.0-ga, smarc-n7.1.2_2.0.0-ga, smarc-rel_imx_4.1.15_2.0.0_ga, smarc_8m-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8m-imx_v2019.04_4.19.35_1.1.0, smarc_8m_00d0-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8mm-imx_v2018.03_4.14.98_2.0.0_ga, smarc_8mm-imx_v2019.04_4.19.35_1.1.0, smarc_8mm-imx_v2020.04_5.4.24_2.1.0, smarc_8mp_lf_v2020.04, smarc_8mq-imx_v2020.04_5.4.24_2.1.0, smarc_8mq_lf_v2020.04, ti-u-boot-2015.07, u-boot-2013.01.y, v2013.10, v2013.10-smarct33, v2013.10-smartmen, v2014.01, v2014.04, v2014.04-smarct33, v2014.04-smarct33-emmc, v2014.04-smartmen, v2014.07, v2014.07-smarct33, v2014.07-smartmen, v2015.07-smarct33, v2015.07-smarct33-emmc, v2015.07-smarct4x, v2016.05-dlt, v2016.05-smarct3x, v2016.05-smarct3x-emmc, v2016.05-smarct4x, v2017.01-smarct3x, v2017.01-smarct3x-emmc, v2017.01-smarct4x
sh: Set CONFIG_SH_ETHER_PHY_MODE and CONFIG_SH_ETHER_SH7734_MII to boards with sh_eth
The board with sh_eth needs to set CONFIG_SH_ETHER_PHY_MODE.
And SH7734 needs to set value of CONFIG_SH_ETHER_SH7734_MII.
Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
Showing
5 changed files
with
6 additions
and
0 deletions
Side-by-side Diff
... |
... |
@@ -95,6 +95,7 @@ |
95
|
95 |
#define CONFIG_PHYLIB |
96
|
96 |
#define CONFIG_BITBANGMII |
97
|
97 |
#define CONFIG_BITBANGMII_MULTI |
|
98 |
+#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII |
98
|
99 |
|
99
|
100 |
/* USB / R8A66597 */ |
100
|
101 |
#define CONFIG_USB_R8A66597_HCD |
... |
... |
@@ -124,6 +124,7 @@ |
124
|
124 |
#define CONFIG_PHYLIB |
125
|
125 |
#define CONFIG_BITBANGMII |
126
|
126 |
#define CONFIG_BITBANGMII_MULTI |
|
127 |
+#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII |
127
|
128 |
|
128
|
129 |
#endif /* __SH7763RDP_H */ |
... |
... |
@@ -62,6 +62,8 @@ |
62
|
62 |
#define CONFIG_PHY_SMSC 1 |
63
|
63 |
#define CONFIG_BITBANGMII |
64
|
64 |
#define CONFIG_BITBANGMII_MULTI |
|
65 |
+#define CONFIG_SH_ETHER_SH7734_MII (0x00) /* MII */ |
|
66 |
+#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII |
65
|
67 |
#ifndef CONFIG_SH_ETHER |
66
|
68 |
# define CONFIG_SMC911X |
67
|
69 |
# define CONFIG_SMC911X_16_BIT |
... |
... |
@@ -109,6 +109,7 @@ |
109
|
109 |
#define CONFIG_PHYLIB |
110
|
110 |
#define CONFIG_BITBANGMII |
111
|
111 |
#define CONFIG_BITBANGMII_MULTI |
|
112 |
+#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII |
112
|
113 |
|
113
|
114 |
#define SH7757LCR_ETHERNET_MAC_BASE_SPI 0x000b0000 |
114
|
115 |
#define SH7757LCR_SPI_SECTOR_SIZE (64 * 1024) |
... |
... |
@@ -124,6 +124,7 @@ |
124
|
124 |
#define CONFIG_PHYLIB |
125
|
125 |
#define CONFIG_BITBANGMII |
126
|
126 |
#define CONFIG_BITBANGMII_MULTI |
|
127 |
+#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII |
127
|
128 |
|
128
|
129 |
#endif /* __SH7763RDP_H */ |