09 Feb, 2018

1 commit


04 Feb, 2018

1 commit


27 Nov, 2017

2 commits


06 Nov, 2017

1 commit


11 Sep, 2017

1 commit

  • MX6Q/QP IPU operates at 264MHz and MX6DL IPU at 198MHz.

    When running a SPL target, which supports multiple MX6 variants we cannot
    properly setup the IPU clock frequency via CONFIG_IPUV3_CLK option as
    such decision is done in build-time currently.

    Remove the CONFIG_IPUV3_CLK option and let the IPU clock frequency be
    configured in run-time on mx6.

    Reported-by: Eric Nelson
    Signed-off-by: Fabio Estevam
    Reviewed-by: Eric Nelson
    Reviewed-by: Stefano Babic
    [agust: fixed #endif in cgtqmx6eval.h]
    Signed-off-by: Anatolij Gustschin

    Fabio Estevam
     

30 Aug, 2017

1 commit


25 Jul, 2017

1 commit


27 Jun, 2017

1 commit


31 May, 2017

1 commit