11 Sep, 2018
4 commits
-
Add DDR4 init codes, u-boot dtb and defconfig to support DDR4 EVK.
The DDR4 EVK removed eMMC and Flexspi, but use NAND instead. Current
codes support to boot from SD and enable NAND access in regular u-boot.Signed-off-by: Ye Li
Acked-by: Peng Fan -
Read boot reason from SRC(system reset controller) and report
it to kernel by "androidboot.bootreason=<>" kernel commandline.
This is enabled on imx6/7/7ulp/8m, imx8 will report default value
"androidboot.bootreason=reboot" since it can't get such info on
A core at u-boot stage.Test: Boot reason report ok on imx6qp/imx7ulp/imx8qxp.
Change-Id: I03effaa03bc513bec6153e82c1a04e29c07e7db8
Signed-off-by: Ji Luo -
add fastboot support for nand u-boot.
1. Add fastboot related configs
2. enlarge the SPL size for i.MX8MQ DDR4 NAND config
3. include the imx_env for boot command settingsSigned-off-by: Han Xu
-
add fastboot for qspi u-boot
Signed-off-by: Han Xu
10 Sep, 2018
5 commits
-
The script used to add qspi header to u-boot.imx/u-boot-dtb.imx fails to
build out of tree when using O= option.Some problems found:
1. The qspi-header file need to be copied out of source tree.
2. In mkimage flags, we need to add $(QSPI-HEADER) and %$(PLUGIN).bin.
Otherwise it will fails to filter out $(QSPI-HEADER) and $(PLUGIN).bin because the $(PLUGIN) is
extend to full path.
3. u-boot-dtb.imx also need update to add qspi-header.Signed-off-by: Ye Li
-
- fix the blksize is 0 bug when boot device is sata
- add the sparse image support in the process flash sataSigned-off-by: Richard Zhu
Signed-off-by: Ye Li -
enable the sata fastboot on imx6q/qp boards.
update the sata boot env.Signed-off-by: Richard Zhu
-
for 8qm B0, bootloader in eMMC boot partition should be 0, it is
different from 8qm A0, which need to be 33K.Change-Id: I3606aaee733b3a159bc818ac4938c34ec65f5896
Signed-off-by: faqiang.zhu -
XEN tool has changed GUEST_RAM0_BASE to 2GB, since we assigned
3584M RAM to DomU, so reflect the change in configuration file.Signed-off-by: Peng Fan
08 Sep, 2018
1 commit
-
Need to power down HDMI_PLL_0 after HDMI firmware is loaded, else
resource is left ON when entering low power states thus impacting low
power number.Signed-off-by: Ranjani Vaidyanathan
07 Sep, 2018
3 commits
-
To support the uuu, pack the common qspi header with u-boot binary for
i.MX6/7 qspi u-boot.Signed-off-by: Han Xu
-
Enable fastboot for i.MX7d qspi u-boot. Decouple mmc_env with
CONFIG_ENV_IS_IN_MMC. Disable CONFIG_SPI_FLASH_USE_4K_SECTORS for better
erase performance.Signed-off-by: Han Xu
-
Non-A/B devices should include dtbo in recovery.img to prevent mismatch
with recovery if OTA failure. Load dtbo from recovery.img for Non-A/B
devices in recovery mode.Change-Id: Ie8b12aeb562b80a172769af0b163df3c672c9af0
Signed-off-by: Ji Luo
06 Sep, 2018
3 commits
-
We read the ROM version to determine the CPU revision before B1 chip.
The rom version is 4 bytes word, it has major version at low byte,
minor version at second byte.On B0.1 chip, the value is 0x1020 not 0x20, if reading the word and comparing
with 0x20, the result is wrong.Fix the issue by only reading the lowest byte for major version.
Signed-off-by: Ye Li
(cherry picked from commit 8d0812e63155cca91ecb78c630a450e7d5e5fd00) -
When running on ARM64 platforms like imx8 and imx8m, the initrd_high should set to
0xffffffffffffffff not 0xffffffff. Otherwise the initramfs will be relocated to high
memory by u-boot before booting up kernel.
This may not cause issue, but to align with previous imx series and save boot time,
we'd better disable relocation for initramfs.Signed-off-by: Ye Li
(cherry picked from commit 33d88b0f2e31d965fd455bff9da7391d6a7b3594) -
At default, u-boot reserves the memory from SP-4KB to DRAM end for lmb in arch_lmb_reserve.
So lmb won't allocate any memory from it.
But we found the 4K gap for SP is not enough now, because some FDT updating operations are added
in our u-boot before jumping to kernel, which needs large stack. This causes the lmb allocated memory
is overwritten by stack.Fix the issue by implementing the board_lmb_reserve to reserve from SP-16KB to memory end for lmb.
Signed-off-by: Ye Li
(cherry picked from commit 37835dc6c8dc797f5848cd696ab8a494aa93262d)
04 Sep, 2018
5 commits
-
get_boot_device() for imx6 series can't judge the chips is boot from USB
or not. So, when use uuu, "bootcmd" parameter will get the same value as
boot from SD card, so if the SD card has image in it, uboot will not
enter fastboot mode when use uuu. This patch use is_boot_from_usb(void)
to judge whether boot from USB then change the "bootcmd" parameter
accordingly.Change-Id: I366aca2e32eab67193f45798abd142b2d5cb86bc
Signed-off-by: faqiang.zhu -
On iMX8MQ Rev B1, reading from fuse box is not allowed. The
OCOTP_READ_FUSE_DATA register is tied to magic number 0xff0055aa
for chip rev. So u-boot has to disable the fuse sense function for it.Signed-off-by: Ye Li
Tested-by: Anson Huang
(cherry picked from commit da95f60611e8859eba3e7ccb715fdce4d6376774) -
The mscale B1 uses OCOTP_HW_OCOTP_READ_FUSE_DATA register for chip id.
It returns a magic number 0xff0055aa.
Update get_cpu_rev to support this way, also enable OCOTP clock to allow
access OCOTP register.Signed-off-by: Ye Li
(cherry picked from commit 866631c2140b9352c6f74ec36d1a51fea40c0445) -
Add common CHIP_REV_2_1 for chip revision 2.1
Signed-off-by: Ye Li
(cherry picked from commit f7fc83ffb0f204d9f6ec6c77c08d23869d9ecde4) -
ipg_stop from GPC is not connected to WDOG directly, the sec_debug clock is
used to sample the ipg_stop from GPC. So when this clock is off, ipg_stop input
of WDOG can’t assert, WDOG will fail to stop in DSM mode.
Enable this clock forever in SPL, so other SW don't need to touch it.Signed-off-by: Ye Li
Tested-by: Bai Ping
(cherry picked from commit 1da6c9b3a837d15c25086af449462d5e8b56c290)
03 Sep, 2018
1 commit
-
enhance memory controller performance and QoS setting
Signed-off-by: Tom.zheng
Signed-off-by: Bai Ping
Reviewed-by: Jian Li
(cherry picked from commit ae7b37d3ed72bad542c8e77db4bbc0325180d6d2)
30 Aug, 2018
2 commits
-
This commit is basically cherry-picked from:
commit ced8dc6ce85f2227a29a52d55836b73223e71e73
Author: Ye Li
Date: Mon Aug 20 23:35:20 2018 -0700MLK-19263-2 imx8mq_evk: Adjust SPL malloc pool and stack address
Currently the SRAM is allocated to malloc pool due to large malloc
needed by USB SDP. The stack is moved to OCRAM. This causes a
problem when enabling HAB. The HAB authentication needs large
memory on stack, so after ATF image loaded, the stack overwrites
the ATF image in OCRAM and causes authentication failed.This patch moves the malloc pool to DDR and set back stack to
SRAM. So SDP still can run with enough memory on DDR. And the
stack overwrite issue can be fixed by enough memory 24KB left on
SRAM.This change also need to use a early malloc pool by defining the
CONFIG_MALLOC_F_ADDR. And in SPL codes, we have to adjust DDR init
before board_init_r.Signed-off-by: Ye Li
Change-Id: I37e0d196296b6b25662dda3dbbbc265bdf6d983f
Signed-off-by: Luo Ji -
Sync configs with BSP team to enable uuu for imx8m AIY board,
create new file imx8mq_phanbell_androidthings_uuu_defconfig
for uuu image build.Test: uuu works on imx8m AIY board.
Change-Id: Ied7cbb6d45d084837495cec5eeb5b4947a0630c4
Signed-off-by: Luo Ji
28 Aug, 2018
9 commits
-
After executing each ucmd, the ucmd callback function always call fastboot_setup
to setup some enviroments.Because the mmc will be switched to user area by calling blk_get_dev in _fastboot_load_partitions.
When running "mmc partconf" by ucmd, the PART_CONFIG EXTCSD is updated, but the part_config and
hwpart variables in mmc and blk structure are not synced. So the old value will write to
PART_CONFIG EXTCSD again when switch to user area.This patch changes the fastboot_setup, only load the partitions when the storage device is changed.
Also force to re-init mmc before loading the partitions to sync mmc variables.Signed-off-by: Ye Li
(cherry picked from commit c9cd93b25586ecd4ce9178da7b8141f60cdd9deb) -
By default, imx8qm b0 silicon set the IO voltage to 2.5v, but the arm2
board is designed as 1.8v voltage for enet IO, so force the IO voltage
to 1.8 by setting COMP_CTL_GPIO_1V8_3V3 pins like:
For ENET0: SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB
For ENET1: SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETA
The pin setting:
1.8V/3.3V : bit4=0, bit[30]=1, bit[2:0]=000
2.5V : bit4=1, bit[30]=1, bit[2:0]=010The patch update PIN IO setting to 3.3V.
Reviewed-by: Ye Li
Tested-by: Fugang Duan
Signed-off-by: Fugang Duan -
Add "clocks" command to list clocks values for core and some peripherals
on QM/QXP.Signed-off-by: Ye Li
(cherry picked from commit c2c9b6487440946a52564ee20c2b1943a4085152) -
Enable the mtest command and add relevant configurations for tested memory
range to all validation boards and EVK board.Signed-off-by: Ye Li
(cherry picked from commit d92447e705ff6f077c602d340c01535ccee0ea66) -
Enable the mtest command and add relevant configurations for tested memory
range to all ARM2 boards and EVK board.Signed-off-by: Ye Li
(cherry picked from commit bb3dfa130dd0af57dfe7a41869f6ecd843e6c558) -
Enable the mtest command and add relevant configurations for tested memory
range.Signed-off-by: Ye Li
(cherry picked from commit 4bfe6f1e7527921d9f02dbd37eea8924dd6d3336) -
Add fastboot relevant configurations and update mfgtool environments
to support uuu.Signed-off-by: Ye Li
-
Correct nand partition informatition
Signed-off-by: Frank Li
-
${kboot} ${loadaddr} - ${fdt_addr} for arm32 and arm64 boot
Signed-off-by: Frank Li
27 Aug, 2018
3 commits
-
We need SHA1 algorithm to calculate salt or generate
encrypt blob will fail.Test: imx7ulp lock/unlock ok.
Change-Id: I789af887a50f41a4739c3db4429755f2779f9f25
Signed-off-by: Ji Luo -
imx8m won't touch CAAM in non-secure world, disable
it for u-boot build.Test: build and boot pass on AIY.
Change-Id: If15e2092f60f22977c6778632d03929023a8cf05
Signed-off-by: Luo Ji -
make the case of USB_BOOT won't execute to the case of default.
Change-Id: I6393d1532df6fe75e81b0ee0a88ca83427378e5c
Signed-off-by: faqiang.zhu
24 Aug, 2018
2 commits
-
For Android, /data, misc, cache, presistdata, RBK are erased
when lock/unlock.
For Android Things, above partitions except misc are erased.Change-Id: I4c9f5b81f15bf46322d6aea8d535d80f9ae7ca8b
Signed-off-by: Ji Luo -
Enable fastboot at below configs
sabraauto spi nor and wei nor
imx6slevk spi norSigned-off-by: Frank Li
23 Aug, 2018
2 commits
-
The QOS relevant registers are not defined in register header file.
When building plugin, these addresses are set to 0 and cause plugin
failed.Move the QOS registers definitions from set_epdc_qos to register
header file to fix the issue.Signed-off-by: Ye Li
-
Fix the emmc_dev device number for iMX6SX_SDB.
Signed-off-by: Xiaoning Wang
