11 Dec, 2017
1 commit
-
Synopsys HSDK clock controller generates and supplies clocks to various
controllers and peripherals within the SoC.Each clock has assigned identifier and client device tree nodes can use
this identifier to specify the clock which they consume. All available
clocks are defined as preprocessor macros in the
dt-bindings/clock/snps,hsdk-cgu.h header and can be used in device
tree sources.Signed-off-by: Eugeniy Paltsev
Signed-off-by: Alexey Brodkin
22 Sep, 2017
1 commit
-
This driver implements basic clock setup, only clock gating
is implemented.This driver doesn't implement .of_match as it's binded
by MFD RCC driver.Files include/dt-bindings/clock/stm32h7-clks.h and
doc/device-tree-bindings/clock/st,stm32h7-rcc.txt
will be available soon in a kernel tag, as all the
bindings have been acked by Rob Herring [1].[1] http://lkml.iu.edu/hypermail/linux/kernel/1704.0/00935.html
Signed-off-by: Patrice Chotard
Reviewed-by: Simon Glass
13 Aug, 2017
1 commit
-
This adds a DRAM controller driver for the RK3368 and places it in
drivers/ram/rockchip (where the other DM-enabled DRAM controller
drivers for rockchip devices should also be moved eventually).At this stage, only the following feature-set is supported:
- DDR3
- 32-bit configuration (i.e. fully populated)
- dual-rank (i.e. no auto-detection of ranks)
- DDR3-1600K speed-binThis driver expects to run from a TPL stage that will later return to
the RK3368 BROM. It communicates with later stages through the
os_reg2 in the pmugrf (i.e. using the same mechanism as Rockchip's DDR
init code).Unlike other DMC drivers for RK32xx and RK33xx parts, the required
timings are calculated within the driver based on a target frequency
and a DDR3 speed-bin (only the DDR3-1600K speed-bin is support at this
time).The RK3368 also has the DDRC0_CON0 (DDR ch. 0, control-register 0)
register for controlling the operation of its (single-channel) DRAM
controller in the GRF block. This provides for selecting DDR3, mobile
DDR modes, and control low-power operation.
As part of this change, DDRC0_CON0 is also added to the GRF structure
definition (at offset 0x600).Signed-off-by: Philipp Tomsich
Reviewed-by: Simon Glass
18 Mar, 2017
2 commits
-
This includes support for rk3188 from Heiko Stübner and and rk3328 from
Kever Yang. Also included is SPL support for rk3399 and a fix for
rk3288 to get it booting again (spl_early_init()). -
add basic clock driver support for stm32f7 to enable clocks required by
the peripherals.Signed-off-by: Vikas Manocha
Reviewed-by: Simon Glass
17 Mar, 2017
1 commit
-
RK3399 support DDR3, LPDDR3, DDR4 sdram, this patch is porting from
coreboot, support 4GB lpddr3 in this version.Signed-off-by: Kever Yang
Added rockchip: tag:
Signed-off-by: Simon Glass
02 Feb, 2016
1 commit
-
PIC32 clock module consists of multiple oscillators, PLLs, mutiplexers
and dividers capable of supplying clock to various controllers
on or off-chip.Signed-off-by: Purna Chandra Mandal
Reviewed-by: Simon Glass
Reviewed-by: Daniel Schwierzeck
03 Sep, 2015
1 commit
-
Bring in required device tree files from Linux. Since mainline Linux is
somewhat behind, use the files from the Chromium tree. We can re-sync once
further code is acccepted upstream.Signed-off-by: Simon Glass
29 Mar, 2012
1 commit
-
This adds a basic binding for the oscillator and peripheral clocks. The
second cell is the clock number, defined as the bit number within the clock
enable register if the peripheral clock.This uses the RFC clock bindings from Grant Likely so may change later:
https://lkml.org/lkml/2011/12/12/498
It is taken from Stephen Warren's patch here:
http://patchwork.ozlabs.org/patch/141359/
Signed-off-by: Simon Glass
Signed-off-by: Tom Warren