Blame view
include/configs/MPC837XERDB.h
11.6 KB
83d290c56 SPDX: Convert all... |
1 |
/* SPDX-License-Identifier: GPL-2.0+ */ |
5e918a98c Add support for t... |
2 3 4 5 |
/* * Copyright (C) 2007 Freescale Semiconductor, Inc. * Kevin Lam <kevin.lam@freescale.com> * Joe D'Abbraccio <joe.d'abbraccio@freescale.com> |
5e918a98c Add support for t... |
6 7 8 9 10 11 12 13 14 |
*/ #ifndef __CONFIG_H #define __CONFIG_H /* * High Level Configuration Options */ #define CONFIG_E300 1 /* E300 family */ |
5e918a98c Add support for t... |
15 |
|
c9646ed75 mpc83xx: MPC837XE... |
16 |
#define CONFIG_HWCONFIG |
89c7784ed 83xx: Add Vitesse... |
17 18 19 20 |
/* * On-board devices */ |
89c7784ed 83xx: Add Vitesse... |
21 |
#define CONFIG_VSC7385_ENET |
6d0f6bcf3 rename CFG_ macro... |
22 |
/* System performance - define the value i.e. CONFIG_SYS_XXX |
5e918a98c Add support for t... |
23 |
*/ |
5e918a98c Add support for t... |
24 |
/* System Clock Configuration Register */ |
6d0f6bcf3 rename CFG_ macro... |
25 26 |
#define CONFIG_SYS_SCCR_TSEC1CM 1 /* eTSEC1 clock mode (0-3) */ #define CONFIG_SYS_SCCR_TSEC2CM 1 /* eTSEC2 clock mode (0-3) */ |
5afe9722b mpc83xx: cosmetic... |
27 |
#define CONFIG_SYS_SCCR_SATACM SCCR_SATACM_2 /* SATA1-4 clock mode (0-3) */ |
5e918a98c Add support for t... |
28 29 30 31 |
/* * System IO Config */ |
6d0f6bcf3 rename CFG_ macro... |
32 33 |
#define CONFIG_SYS_SICRH 0x08200000 #define CONFIG_SYS_SICRL 0x00000000 |
5e918a98c Add support for t... |
34 35 36 37 |
/* * Output Buffer Impedance */ |
6d0f6bcf3 rename CFG_ macro... |
38 |
#define CONFIG_SYS_OBIR 0x30100000 |
5e918a98c Add support for t... |
39 40 |
/* |
89c7784ed 83xx: Add Vitesse... |
41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 |
* Device configurations */ /* Vitesse 7385 */ #ifdef CONFIG_VSC7385_ENET #define CONFIG_TSEC2 /* The flash address and size of the VSC7385 firmware image */ #define CONFIG_VSC7385_IMAGE 0xFE7FE000 #define CONFIG_VSC7385_IMAGE_SIZE 8192 #endif /* |
5e918a98c Add support for t... |
57 58 |
* DDR Setup */ |
8a81bfd27 mpc83xx: Get rid ... |
59 |
#define CONFIG_SYS_SDRAM_BASE 0x00000000 /* DDR is system memory */ |
6d0f6bcf3 rename CFG_ macro... |
60 61 |
#define CONFIG_SYS_DDR_SDRAM_CLK_CNTL 0x03000000 #define CONFIG_SYS_83XX_DDR_USES_CS0 |
5e918a98c Add support for t... |
62 |
|
6d0f6bcf3 rename CFG_ macro... |
63 |
#define CONFIG_SYS_DDRCDR_VALUE (DDRCDR_DHC_EN | DDRCDR_ODT | DDRCDR_Q_DRN) |
5e918a98c Add support for t... |
64 65 66 67 68 69 70 71 72 |
#undef CONFIG_DDR_ECC /* support DDR ECC function */ #undef CONFIG_DDR_ECC_CMD /* Use DDR ECC user commands */ #undef CONFIG_NEVER_ASSERT_ODT_TO_CPU /* Never assert ODT to internal IOs */ /* * Manually set up DDR parameters */ |
6d0f6bcf3 rename CFG_ macro... |
73 |
#define CONFIG_SYS_DDR_SIZE 256 /* MB */ |
2fef40209 mpc83xx: Cleanup ... |
74 75 76 77 78 |
#define CONFIG_SYS_DDR_CS0_BNDS 0x0000000f #define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN \ | CSCONFIG_ODT_WR_ONLY_CURRENT \ | CSCONFIG_ROW_BIT_13 \ | CSCONFIG_COL_BIT_10) |
5e918a98c Add support for t... |
79 |
|
6d0f6bcf3 rename CFG_ macro... |
80 81 |
#define CONFIG_SYS_DDR_TIMING_3 0x00000000 #define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \ |
5e918a98c Add support for t... |
82 83 84 85 86 87 88 |
| (0 << TIMING_CFG0_WRT_SHIFT) \ | (0 << TIMING_CFG0_RRT_SHIFT) \ | (0 << TIMING_CFG0_WWT_SHIFT) \ | (2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \ | (6 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \ | (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \ | (2 << TIMING_CFG0_MRS_CYC_SHIFT)) |
5e918a98c Add support for t... |
89 |
/* 0x00260802 */ /* DDR400 */ |
6d0f6bcf3 rename CFG_ macro... |
90 |
#define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ |
5e918a98c Add support for t... |
91 92 93 94 95 96 97 |
| (9 << TIMING_CFG1_ACTTOPRE_SHIFT) \ | (3 << TIMING_CFG1_ACTTORW_SHIFT) \ | (7 << TIMING_CFG1_CASLAT_SHIFT) \ | (13 << TIMING_CFG1_REFREC_SHIFT) \ | (3 << TIMING_CFG1_WRREC_SHIFT) \ | (2 << TIMING_CFG1_ACTTOACT_SHIFT) \ | (2 << TIMING_CFG1_WRTORD_SHIFT)) |
5e918a98c Add support for t... |
98 |
/* 0x3937d322 */ |
2fef40209 mpc83xx: Cleanup ... |
99 100 101 102 103 104 105 106 |
#define CONFIG_SYS_DDR_TIMING_2 ((0 << TIMING_CFG2_ADD_LAT_SHIFT) \ | (5 << TIMING_CFG2_CPO_SHIFT) \ | (3 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \ | (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) \ | (3 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \ | (3 << TIMING_CFG2_CKE_PLS_SHIFT) \ | (8 << TIMING_CFG2_FOUR_ACT_SHIFT)) /* 0x02984cc8 */ |
5e918a98c Add support for t... |
107 |
|
8eceeb7fd mpc83xx: mpc8377e... |
108 109 |
#define CONFIG_SYS_DDR_INTERVAL ((1024 << SDRAM_INTERVAL_REFINT_SHIFT) \ | (0 << SDRAM_INTERVAL_BSTOPRE_SHIFT)) |
5e918a98c Add support for t... |
110 111 112 |
/* 0x06090100 */ #if defined(CONFIG_DDR_2T_TIMING) |
5afe9722b mpc83xx: cosmetic... |
113 |
#define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SREN \ |
2fef40209 mpc83xx: Cleanup ... |
114 115 116 117 |
| SDRAM_CFG_SDRAM_TYPE_DDR2 \ | SDRAM_CFG_32_BE \ | SDRAM_CFG_2T_EN) /* 0x43088000 */ |
5e918a98c Add support for t... |
118 |
#else |
5afe9722b mpc83xx: cosmetic... |
119 |
#define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SREN \ |
2fef40209 mpc83xx: Cleanup ... |
120 |
| SDRAM_CFG_SDRAM_TYPE_DDR2) |
5afe9722b mpc83xx: cosmetic... |
121 |
/* 0x43000000 */ |
5e918a98c Add support for t... |
122 |
#endif |
6d0f6bcf3 rename CFG_ macro... |
123 |
#define CONFIG_SYS_DDR_SDRAM_CFG2 0x00001000 /* 1 posted refresh */ |
8eceeb7fd mpc83xx: mpc8377e... |
124 |
#define CONFIG_SYS_DDR_MODE ((0x0406 << SDRAM_MODE_ESD_SHIFT) \ |
5afe9722b mpc83xx: cosmetic... |
125 126 |
| (0x0442 << SDRAM_MODE_SD_SHIFT)) /* 0x04400442 */ /* DDR400 */ |
6d0f6bcf3 rename CFG_ macro... |
127 |
#define CONFIG_SYS_DDR_MODE2 0x00000000 |
5e918a98c Add support for t... |
128 129 130 131 |
/* * Memory test */ |
6d0f6bcf3 rename CFG_ macro... |
132 133 134 |
#undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */ #define CONFIG_SYS_MEMTEST_START 0x00040000 /* memtest region */ #define CONFIG_SYS_MEMTEST_END 0x0ef70010 |
5e918a98c Add support for t... |
135 136 137 138 |
/* * The reserved memory */ |
14d0a02a1 Rename TEXT_BASE ... |
139 |
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ |
5e918a98c Add support for t... |
140 |
|
6d0f6bcf3 rename CFG_ macro... |
141 142 |
#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE) #define CONFIG_SYS_RAMBOOT |
5e918a98c Add support for t... |
143 |
#else |
6d0f6bcf3 rename CFG_ macro... |
144 |
#undef CONFIG_SYS_RAMBOOT |
5e918a98c Add support for t... |
145 |
#endif |
16c8c1709 mpc83xx: fix the ... |
146 |
#define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Mon */ |
5afe9722b mpc83xx: cosmetic... |
147 |
#define CONFIG_SYS_MALLOC_LEN (512 * 1024) /* Reserved for malloc */ |
5e918a98c Add support for t... |
148 149 150 151 |
/* * Initial RAM Base Address Setup */ |
6d0f6bcf3 rename CFG_ macro... |
152 153 |
#define CONFIG_SYS_INIT_RAM_LOCK 1 #define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000 /* Initial RAM address */ |
553f09823 Rename CONFIG_SYS... |
154 |
#define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM */ |
5afe9722b mpc83xx: cosmetic... |
155 156 |
#define CONFIG_SYS_GBL_DATA_OFFSET \ (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
5e918a98c Add support for t... |
157 |
|
5e918a98c Add support for t... |
158 159 160 |
/* * FLASH on the Local Bus */ |
6d0f6bcf3 rename CFG_ macro... |
161 162 |
#define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */ #define CONFIG_SYS_FLASH_SIZE 8 /* max FLASH size is 32M */ |
5e918a98c Add support for t... |
163 |
|
5afe9722b mpc83xx: cosmetic... |
164 |
#define CONFIG_SYS_FLASH_EMPTY_INFO /* display empty sectors */ |
5e918a98c Add support for t... |
165 |
|
5e918a98c Add support for t... |
166 |
|
6d0f6bcf3 rename CFG_ macro... |
167 168 |
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max sectors per device */ |
5e918a98c Add support for t... |
169 |
|
6d0f6bcf3 rename CFG_ macro... |
170 171 172 |
#undef CONFIG_SYS_FLASH_CHECKSUM #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ |
5e918a98c Add support for t... |
173 |
|
46a3aeea7 83xx: nand suppor... |
174 175 176 |
/* * NAND Flash on the Local Bus */ |
7d6a09821 mpc83xx: Cleanup ... |
177 |
#define CONFIG_SYS_NAND_BASE 0xE0600000 |
a8f975391 mpc83xx: Simplify... |
178 |
|
a8f975391 mpc83xx: Simplify... |
179 |
|
89c7784ed 83xx: Add Vitesse... |
180 |
/* Vitesse 7385 */ |
6d0f6bcf3 rename CFG_ macro... |
181 |
#define CONFIG_SYS_VSC7385_BASE 0xF0000000 |
5e918a98c Add support for t... |
182 |
|
5e918a98c Add support for t... |
183 184 185 |
/* * Serial Port */ |
6d0f6bcf3 rename CFG_ macro... |
186 187 188 |
#define CONFIG_SYS_NS16550_SERIAL #define CONFIG_SYS_NS16550_REG_SIZE 1 #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) |
5e918a98c Add support for t... |
189 |
|
6d0f6bcf3 rename CFG_ macro... |
190 |
#define CONFIG_SYS_BAUDRATE_TABLE \ |
5afe9722b mpc83xx: cosmetic... |
191 |
{300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200} |
5e918a98c Add support for t... |
192 |
|
6d0f6bcf3 rename CFG_ macro... |
193 194 |
#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500) #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600) |
5e918a98c Add support for t... |
195 |
|
2bd7460e9 83xx: initialize ... |
196 197 198 199 |
/* SERDES */ #define CONFIG_FSL_SERDES #define CONFIG_FSL_SERDES1 0xe3000 #define CONFIG_FSL_SERDES2 0xe3100 |
5e918a98c Add support for t... |
200 |
/* I2C */ |
00f792e0d i2c, fsl_i2c: swi... |
201 202 203 204 205 206 |
#define CONFIG_SYS_I2C #define CONFIG_SYS_I2C_FSL #define CONFIG_SYS_FSL_I2C_SPEED 400000 #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000 #define CONFIG_SYS_I2C_NOPROBES { {0, 0x51} } |
5e918a98c Add support for t... |
207 208 209 210 211 |
/* * Config on-board RTC */ #define CONFIG_RTC_DS1374 /* use ds1374 rtc via i2c */ |
6d0f6bcf3 rename CFG_ macro... |
212 |
#define CONFIG_SYS_I2C_RTC_ADDR 0x68 /* at address 0x68 */ |
5e918a98c Add support for t... |
213 214 215 216 217 |
/* * General PCI * Addresses are mapped 1-1. */ |
5afe9722b mpc83xx: cosmetic... |
218 219 220 |
#define CONFIG_SYS_PCI_MEM_BASE 0x80000000 #define CONFIG_SYS_PCI_MEM_PHYS CONFIG_SYS_PCI_MEM_BASE #define CONFIG_SYS_PCI_MEM_SIZE 0x10000000 /* 256M */ |
6d0f6bcf3 rename CFG_ macro... |
221 222 223 224 225 226 227 228 229 230 |
#define CONFIG_SYS_PCI_MMIO_BASE 0x90000000 #define CONFIG_SYS_PCI_MMIO_PHYS CONFIG_SYS_PCI_MMIO_BASE #define CONFIG_SYS_PCI_MMIO_SIZE 0x10000000 /* 256M */ #define CONFIG_SYS_PCI_IO_BASE 0x00000000 #define CONFIG_SYS_PCI_IO_PHYS 0xE0300000 #define CONFIG_SYS_PCI_IO_SIZE 0x100000 /* 1M */ #define CONFIG_SYS_PCI_SLV_MEM_LOCAL CONFIG_SYS_SDRAM_BASE #define CONFIG_SYS_PCI_SLV_MEM_BUS 0x00000000 #define CONFIG_SYS_PCI_SLV_MEM_SIZE 0x80000000 |
5e918a98c Add support for t... |
231 |
|
7e9155803 mpc83xx: MPC837XE... |
232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 |
#define CONFIG_SYS_PCIE1_BASE 0xA0000000 #define CONFIG_SYS_PCIE1_CFG_BASE 0xA0000000 #define CONFIG_SYS_PCIE1_CFG_SIZE 0x08000000 #define CONFIG_SYS_PCIE1_MEM_BASE 0xA8000000 #define CONFIG_SYS_PCIE1_MEM_PHYS 0xA8000000 #define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000 #define CONFIG_SYS_PCIE1_IO_BASE 0x00000000 #define CONFIG_SYS_PCIE1_IO_PHYS 0xB8000000 #define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000 #define CONFIG_SYS_PCIE2_BASE 0xC0000000 #define CONFIG_SYS_PCIE2_CFG_BASE 0xC0000000 #define CONFIG_SYS_PCIE2_CFG_SIZE 0x08000000 #define CONFIG_SYS_PCIE2_MEM_BASE 0xC8000000 #define CONFIG_SYS_PCIE2_MEM_PHYS 0xC8000000 #define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000 #define CONFIG_SYS_PCIE2_IO_BASE 0x00000000 #define CONFIG_SYS_PCIE2_IO_PHYS 0xD8000000 #define CONFIG_SYS_PCIE2_IO_SIZE 0x00800000 |
5e918a98c Add support for t... |
251 |
#ifdef CONFIG_PCI |
842033e69 pci: introduce CO... |
252 |
#define CONFIG_PCI_INDIRECT_BRIDGE |
5e918a98c Add support for t... |
253 |
|
5e918a98c Add support for t... |
254 |
#undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ |
6d0f6bcf3 rename CFG_ macro... |
255 |
#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */ |
5e918a98c Add support for t... |
256 |
#endif /* CONFIG_PCI */ |
5e918a98c Add support for t... |
257 258 259 |
/* * TSEC */ |
89c7784ed 83xx: Add Vitesse... |
260 |
#ifdef CONFIG_TSEC_ENET |
5e918a98c Add support for t... |
261 |
|
89c7784ed 83xx: Add Vitesse... |
262 263 264 265 266 267 |
#define CONFIG_GMII /* MII PHY management */ #define CONFIG_TSEC1 #ifdef CONFIG_TSEC1 #define CONFIG_HAS_ETH0 |
5e918a98c Add support for t... |
268 |
#define CONFIG_TSEC1_NAME "TSEC0" |
6d0f6bcf3 rename CFG_ macro... |
269 |
#define CONFIG_SYS_TSEC1_OFFSET 0x24000 |
5e918a98c Add support for t... |
270 |
#define TSEC1_PHY_ADDR 2 |
5e918a98c Add support for t... |
271 |
#define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) |
5e918a98c Add support for t... |
272 |
#define TSEC1_PHYIDX 0 |
89c7784ed 83xx: Add Vitesse... |
273 |
#endif |
5e918a98c Add support for t... |
274 |
|
89c7784ed 83xx: Add Vitesse... |
275 276 277 |
#ifdef CONFIG_TSEC2 #define CONFIG_HAS_ETH1 #define CONFIG_TSEC2_NAME "TSEC1" |
6d0f6bcf3 rename CFG_ macro... |
278 |
#define CONFIG_SYS_TSEC2_OFFSET 0x25000 |
89c7784ed 83xx: Add Vitesse... |
279 280 281 282 |
#define TSEC2_PHY_ADDR 0x1c #define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) #define TSEC2_PHYIDX 0 #endif |
5e918a98c Add support for t... |
283 284 285 |
/* Options are: TSEC[0-1] */ #define CONFIG_ETHPRIME "TSEC0" |
89c7784ed 83xx: Add Vitesse... |
286 |
#endif |
5e918a98c Add support for t... |
287 |
/* |
730e79292 mpc83xx: enable t... |
288 289 |
* SATA */ |
6d0f6bcf3 rename CFG_ macro... |
290 |
#define CONFIG_SYS_SATA_MAX_DEVICE 2 |
730e79292 mpc83xx: enable t... |
291 |
#define CONFIG_SATA1 |
6d0f6bcf3 rename CFG_ macro... |
292 |
#define CONFIG_SYS_SATA1_OFFSET 0x18000 |
5afe9722b mpc83xx: cosmetic... |
293 294 |
#define CONFIG_SYS_SATA1 (CONFIG_SYS_IMMR + CONFIG_SYS_SATA1_OFFSET) #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA |
730e79292 mpc83xx: enable t... |
295 |
#define CONFIG_SATA2 |
6d0f6bcf3 rename CFG_ macro... |
296 |
#define CONFIG_SYS_SATA2_OFFSET 0x19000 |
5afe9722b mpc83xx: cosmetic... |
297 298 |
#define CONFIG_SYS_SATA2 (CONFIG_SYS_IMMR + CONFIG_SYS_SATA2_OFFSET) #define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA |
730e79292 mpc83xx: enable t... |
299 300 301 |
#ifdef CONFIG_FSL_SATA #define CONFIG_LBA48 |
730e79292 mpc83xx: enable t... |
302 303 304 |
#endif /* |
5e918a98c Add support for t... |
305 306 |
* Environment */ |
5e918a98c Add support for t... |
307 308 |
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ |
6d0f6bcf3 rename CFG_ macro... |
309 |
#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
5e918a98c Add support for t... |
310 311 312 313 314 |
/* * BOOTP options */ #define CONFIG_BOOTP_BOOTFILESIZE |
5e918a98c Add support for t... |
315 |
|
5e918a98c Add support for t... |
316 317 318 |
/* * Command line configuration. */ |
5e918a98c Add support for t... |
319 |
|
5e918a98c Add support for t... |
320 |
#undef CONFIG_WATCHDOG /* watchdog disabled */ |
c9646ed75 mpc83xx: MPC837XE... |
321 |
#ifdef CONFIG_MMC |
a6da8b819 fsl_esdhc: Fix es... |
322 |
#define CONFIG_FSL_ESDHC_PIN_MUX |
c9646ed75 mpc83xx: MPC837XE... |
323 |
#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC83xx_ESDHC_ADDR |
c9646ed75 mpc83xx: MPC837XE... |
324 |
#endif |
5e918a98c Add support for t... |
325 326 327 |
/* * Miscellaneous configurable options */ |
5afe9722b mpc83xx: cosmetic... |
328 |
#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ |
5e918a98c Add support for t... |
329 |
|
5e918a98c Add support for t... |
330 331 |
/* * For booting Linux, the board info and command line data |
9f530d59e e300: increase CO... |
332 |
* have to be in the first 256 MB of memory, since this is |
5e918a98c Add support for t... |
333 334 |
* the maximum mapped by the Linux kernel during initialization. */ |
5afe9722b mpc83xx: cosmetic... |
335 |
#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Initial Memory map for Linux */ |
63865278d mpc83xx: make it ... |
336 |
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ |
5e918a98c Add support for t... |
337 |
|
5e918a98c Add support for t... |
338 339 |
#if defined(CONFIG_CMD_KGDB) #define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */ |
5e918a98c Add support for t... |
340 341 342 343 344 345 |
#endif /* * Environment Configuration */ #define CONFIG_ENV_OVERWRITE |
18e69a35e 83xx/fdt_support:... |
346 |
#define CONFIG_HAS_FSL_DR_USB |
6c3c57500 config: MPC837X :... |
347 348 |
#define CONFIG_USB_EHCI_FSL #define CONFIG_EHCI_HCD_INIT_AFTER_RESET |
18e69a35e 83xx/fdt_support:... |
349 |
|
5afe9722b mpc83xx: cosmetic... |
350 |
#define CONFIG_NETDEV "eth1" |
5e918a98c Add support for t... |
351 |
|
5bc0543df treewide: Convert... |
352 |
#define CONFIG_HOSTNAME "mpc837x_rdb" |
8b3637c66 common: cosmetic:... |
353 |
#define CONFIG_ROOTPATH "/nfsroot" |
5afe9722b mpc83xx: cosmetic... |
354 |
#define CONFIG_RAMDISKFILE "rootfs.ext2.gz.uboot" |
b3f44c21e common: cosmetic:... |
355 |
#define CONFIG_BOOTFILE "uImage" |
5afe9722b mpc83xx: cosmetic... |
356 357 358 |
/* U-Boot image on TFTP server */ #define CONFIG_UBOOTPATH "u-boot.bin" #define CONFIG_FDTFILE "mpc8379_rdb.dtb" |
5e918a98c Add support for t... |
359 |
|
5afe9722b mpc83xx: cosmetic... |
360 361 |
/* default location for tftp and bootm */ #define CONFIG_LOADADDR 800000 |
5e918a98c Add support for t... |
362 |
|
5e918a98c Add support for t... |
363 |
#define CONFIG_EXTRA_ENV_SETTINGS \ |
5afe9722b mpc83xx: cosmetic... |
364 365 |
"netdev=" CONFIG_NETDEV "\0" \ "uboot=" CONFIG_UBOOTPATH "\0" \ |
5e918a98c Add support for t... |
366 |
"tftpflash=tftp $loadaddr $uboot;" \ |
5368c55d4 COMMON: Use __str... |
367 368 369 370 371 372 373 374 375 376 |
"protect off " __stringify(CONFIG_SYS_TEXT_BASE) \ " +$filesize; " \ "erase " __stringify(CONFIG_SYS_TEXT_BASE) \ " +$filesize; " \ "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ " $filesize; " \ "protect on " __stringify(CONFIG_SYS_TEXT_BASE) \ " +$filesize; " \ "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ " $filesize\0" \ |
79f516bcc mpc83xx: accommod... |
377 |
"fdtaddr=780000\0" \ |
5afe9722b mpc83xx: cosmetic... |
378 |
"fdtfile=" CONFIG_FDTFILE "\0" \ |
5e918a98c Add support for t... |
379 |
"ramdiskaddr=1000000\0" \ |
5afe9722b mpc83xx: cosmetic... |
380 |
"ramdiskfile=" CONFIG_RAMDISKFILE "\0" \ |
5e918a98c Add support for t... |
381 382 383 384 |
"console=ttyS0\0" \ "setbootargs=setenv bootargs " \ "root=$rootdev rw console=$console,$baudrate $othbootargs\0" \ "setipargs=setenv bootargs nfsroot=$serverip:$rootpath " \ |
5afe9722b mpc83xx: cosmetic... |
385 386 |
"ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:" \ "$netdev:off " \ |
5e918a98c Add support for t... |
387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 |
"root=$rootdev rw console=$console,$baudrate $othbootargs\0" #define CONFIG_NFSBOOTCOMMAND \ "setenv rootdev /dev/nfs;" \ "run setbootargs;" \ "run setipargs;" \ "tftp $loadaddr $bootfile;" \ "tftp $fdtaddr $fdtfile;" \ "bootm $loadaddr - $fdtaddr" #define CONFIG_RAMBOOTCOMMAND \ "setenv rootdev /dev/ram;" \ "run setbootargs;" \ "tftp $ramdiskaddr $ramdiskfile;" \ "tftp $loadaddr $bootfile;" \ "tftp $fdtaddr $fdtfile;" \ "bootm $loadaddr $ramdiskaddr $fdtaddr" |
5e918a98c Add support for t... |
404 |
#endif /* __CONFIG_H */ |