Blame view
include/mpc83xx.h
49.2 KB
f046ccd15 * Patch by Eran L... |
1 |
/* |
7c619ddce mpc8308: support ... |
2 |
* Copyright (C) 2004-2007, 2010 Freescale Semiconductor, Inc. |
f046ccd15 * Patch by Eran L... |
3 |
* |
1a4596601 Add GPL-2.0+ SPDX... |
4 |
* SPDX-License-Identifier: GPL-2.0+ |
f046ccd15 * Patch by Eran L... |
5 |
*/ |
f046ccd15 * Patch by Eran L... |
6 7 |
#ifndef __MPC83XX_H__ #define __MPC83XX_H__ |
f6eda7f80 mpc83xx: Changed ... |
8 |
#include <config.h> |
bf30bb1f7 83xx/85xx/86xx: f... |
9 |
#include <asm/fsl_lbc.h> |
f046ccd15 * Patch by Eran L... |
10 11 12 |
#if defined(CONFIG_E300) #include <asm/e300.h> #endif |
4e8b750c5 cosmetic, powerpc... |
13 14 |
/* * MPC83xx cpu provide RCR register to do reset thing specially |
f046ccd15 * Patch by Eran L... |
15 |
*/ |
f046ccd15 * Patch by Eran L... |
16 |
#define MPC83xx_RESET |
4e8b750c5 cosmetic, powerpc... |
17 18 |
/* * System reset offset (PowerPC standard) |
f046ccd15 * Patch by Eran L... |
19 |
*/ |
e080313c3 mpc83xx: streamli... |
20 |
#define EXC_OFF_SYS_RESET 0x0100 |
02032e8f1 [ppc] Fix build b... |
21 |
#define _START_OFFSET EXC_OFF_SYS_RESET |
f046ccd15 * Patch by Eran L... |
22 |
|
4e8b750c5 cosmetic, powerpc... |
23 24 |
/* * IMMRBAR - Internal Memory Register Base Address |
f046ccd15 * Patch by Eran L... |
25 |
*/ |
e4c095085 NAND boot: MPC831... |
26 |
#ifndef CONFIG_DEFAULT_IMMR |
4e8b750c5 cosmetic, powerpc... |
27 28 |
/* Default IMMR base address */ #define CONFIG_DEFAULT_IMMR 0xFF400000 |
e4c095085 NAND boot: MPC831... |
29 |
#endif |
4e8b750c5 cosmetic, powerpc... |
30 31 32 |
/* Register offset to immr */ #define IMMRBAR 0x0000 #define IMMRBAR_BASE_ADDR 0xFFF00000 /* Base addr. mask */ |
e080313c3 mpc83xx: streamli... |
33 |
#define IMMRBAR_RES ~(IMMRBAR_BASE_ADDR) |
f046ccd15 * Patch by Eran L... |
34 |
|
4e8b750c5 cosmetic, powerpc... |
35 36 |
/* * LAWBAR - Local Access Window Base Address Register |
f046ccd15 * Patch by Eran L... |
37 |
*/ |
4e8b750c5 cosmetic, powerpc... |
38 39 |
/* Register offset to immr */ #define LBLAWBAR0 0x0020 |
e080313c3 mpc83xx: streamli... |
40 41 42 43 44 45 46 |
#define LBLAWAR0 0x0024 #define LBLAWBAR1 0x0028 #define LBLAWAR1 0x002C #define LBLAWBAR2 0x0030 #define LBLAWAR2 0x0034 #define LBLAWBAR3 0x0038 #define LBLAWAR3 0x003C |
4e8b750c5 cosmetic, powerpc... |
47 |
#define LAWBAR_BAR 0xFFFFF000 /* Base addr. mask */ |
e080313c3 mpc83xx: streamli... |
48 |
|
4e8b750c5 cosmetic, powerpc... |
49 50 |
/* * SPRIDR - System Part and Revision ID Register |
e080313c3 mpc83xx: streamli... |
51 |
*/ |
e5c4ade4d mpc83xx: cleanup ... |
52 53 |
#define SPRIDR_PARTID 0xFFFF0000 /* Part Id */ #define SPRIDR_REVID 0x0000FFFF /* Revision Id */ |
e080313c3 mpc83xx: streamli... |
54 |
|
2c7920afa 83xx: Replace CON... |
55 |
#if defined(CONFIG_MPC834x) |
e5c4ade4d mpc83xx: cleanup ... |
56 57 58 59 60 61 |
#define REVID_MAJOR(spridr) ((spridr & 0x0000FF00) >> 8) #define REVID_MINOR(spridr) (spridr & 0x000000FF) #else #define REVID_MAJOR(spridr) ((spridr & 0x000000F0) >> 4) #define REVID_MINOR(spridr) (spridr & 0x0000000F) #endif |
03051c3d3 mpc83xx: Add the ... |
62 |
|
e5c4ade4d mpc83xx: cleanup ... |
63 |
#define PARTID_NO_E(spridr) ((spridr & 0xFFFE0000) >> 16) |
6b70ffb9d fdt: add crypto n... |
64 |
#define SPR_FAMILY(spridr) ((spridr & 0xFFF00000) >> 20) |
e5c4ade4d mpc83xx: cleanup ... |
65 |
|
7c619ddce mpc8308: support ... |
66 |
#define SPR_8308 0x8100 |
a88731a6c mpc83xx: add supp... |
67 |
#define SPR_8309 0x8110 |
6b70ffb9d fdt: add crypto n... |
68 |
#define SPR_831X_FAMILY 0x80B |
e5c4ade4d mpc83xx: cleanup ... |
69 70 71 72 |
#define SPR_8311 0x80B2 #define SPR_8313 0x80B0 #define SPR_8314 0x80B6 #define SPR_8315 0x80B4 |
6b70ffb9d fdt: add crypto n... |
73 |
#define SPR_832X_FAMILY 0x806 |
e5c4ade4d mpc83xx: cleanup ... |
74 75 |
#define SPR_8321 0x8066 #define SPR_8323 0x8062 |
6b70ffb9d fdt: add crypto n... |
76 |
#define SPR_834X_FAMILY 0x803 |
e5c4ade4d mpc83xx: cleanup ... |
77 78 79 80 |
#define SPR_8343 0x8036 #define SPR_8347_TBGA_ 0x8032 #define SPR_8347_PBGA_ 0x8034 #define SPR_8349 0x8030 |
6b70ffb9d fdt: add crypto n... |
81 |
#define SPR_836X_FAMILY 0x804 |
e5c4ade4d mpc83xx: cleanup ... |
82 83 84 |
#define SPR_8358_TBGA_ 0x804A #define SPR_8358_PBGA_ 0x804E #define SPR_8360 0x8048 |
6b70ffb9d fdt: add crypto n... |
85 |
#define SPR_837X_FAMILY 0x80C |
e5c4ade4d mpc83xx: cleanup ... |
86 87 88 |
#define SPR_8377 0x80C6 #define SPR_8378 0x80C4 #define SPR_8379 0x80C2 |
d87c57b20 mpc83xx: Add regi... |
89 |
|
4e8b750c5 cosmetic, powerpc... |
90 91 |
/* * SPCR - System Priority Configuration Register |
e080313c3 mpc83xx: streamli... |
92 |
*/ |
4e8b750c5 cosmetic, powerpc... |
93 94 |
/* PCI Highest Priority Enable */ #define SPCR_PCIHPE 0x10000000 |
e080313c3 mpc83xx: streamli... |
95 |
#define SPCR_PCIHPE_SHIFT (31-3) |
4e8b750c5 cosmetic, powerpc... |
96 97 |
/* PCI bridge system bus request priority */ #define SPCR_PCIPR 0x03000000 |
e080313c3 mpc83xx: streamli... |
98 99 |
#define SPCR_PCIPR_SHIFT (31-7) #define SPCR_OPT 0x00800000 /* Optimize */ |
5bbeea86e mpc8323erdb: Impr... |
100 |
#define SPCR_OPT_SHIFT (31-8) |
4e8b750c5 cosmetic, powerpc... |
101 102 |
/* E300 PowerPC core time base unit enable */ #define SPCR_TBEN 0x00400000 |
e080313c3 mpc83xx: streamli... |
103 |
#define SPCR_TBEN_SHIFT (31-9) |
4e8b750c5 cosmetic, powerpc... |
104 105 |
/* E300 PowerPC Core system bus request priority */ #define SPCR_COREPR 0x00300000 |
e080313c3 mpc83xx: streamli... |
106 |
#define SPCR_COREPR_SHIFT (31-11) |
2c7920afa 83xx: Replace CON... |
107 |
#if defined(CONFIG_MPC834x) |
e080313c3 mpc83xx: streamli... |
108 |
/* SPCR bits - MPC8349 specific */ |
4e8b750c5 cosmetic, powerpc... |
109 110 |
/* TSEC1 data priority */ #define SPCR_TSEC1DP 0x00003000 |
e080313c3 mpc83xx: streamli... |
111 |
#define SPCR_TSEC1DP_SHIFT (31-19) |
4e8b750c5 cosmetic, powerpc... |
112 113 |
/* TSEC1 buffer descriptor priority */ #define SPCR_TSEC1BDP 0x00000C00 |
e080313c3 mpc83xx: streamli... |
114 |
#define SPCR_TSEC1BDP_SHIFT (31-21) |
4e8b750c5 cosmetic, powerpc... |
115 116 |
/* TSEC1 emergency priority */ #define SPCR_TSEC1EP 0x00000300 |
e080313c3 mpc83xx: streamli... |
117 |
#define SPCR_TSEC1EP_SHIFT (31-23) |
4e8b750c5 cosmetic, powerpc... |
118 119 |
/* TSEC2 data priority */ #define SPCR_TSEC2DP 0x00000030 |
e080313c3 mpc83xx: streamli... |
120 |
#define SPCR_TSEC2DP_SHIFT (31-27) |
4e8b750c5 cosmetic, powerpc... |
121 122 |
/* TSEC2 buffer descriptor priority */ #define SPCR_TSEC2BDP 0x0000000C |
e080313c3 mpc83xx: streamli... |
123 |
#define SPCR_TSEC2BDP_SHIFT (31-29) |
4e8b750c5 cosmetic, powerpc... |
124 125 |
/* TSEC2 emergency priority */ #define SPCR_TSEC2EP 0x00000003 |
e080313c3 mpc83xx: streamli... |
126 |
#define SPCR_TSEC2EP_SHIFT (31-31) |
d87c57b20 mpc83xx: Add regi... |
127 |
|
7c619ddce mpc8308: support ... |
128 129 130 |
#elif defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \ defined(CONFIG_MPC837x) /* SPCR bits - MPC8308, MPC831x and MPC837x specific */ |
4e8b750c5 cosmetic, powerpc... |
131 132 |
/* TSEC data priority */ #define SPCR_TSECDP 0x00003000 |
d87c57b20 mpc83xx: Add regi... |
133 |
#define SPCR_TSECDP_SHIFT (31-19) |
4e8b750c5 cosmetic, powerpc... |
134 135 |
/* TSEC buffer descriptor priority */ #define SPCR_TSECBDP 0x00000C00 |
ec2638ea0 mpc83xx: Fix the ... |
136 |
#define SPCR_TSECBDP_SHIFT (31-21) |
4e8b750c5 cosmetic, powerpc... |
137 138 |
/* TSEC emergency priority */ #define SPCR_TSECEP 0x00000300 |
ec2638ea0 mpc83xx: Fix the ... |
139 |
#define SPCR_TSECEP_SHIFT (31-23) |
e080313c3 mpc83xx: streamli... |
140 |
#endif |
f046ccd15 * Patch by Eran L... |
141 |
|
e080313c3 mpc83xx: streamli... |
142 143 |
/* SICRL/H - System I/O Configuration Register Low/High */ |
2c7920afa 83xx: Replace CON... |
144 |
#if defined(CONFIG_MPC834x) |
e080313c3 mpc83xx: streamli... |
145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 |
/* SICRL bits - MPC8349 specific */ #define SICRL_LDP_A 0x80000000 #define SICRL_USB1 0x40000000 #define SICRL_USB0 0x20000000 #define SICRL_UART 0x0C000000 #define SICRL_GPIO1_A 0x02000000 #define SICRL_GPIO1_B 0x01000000 #define SICRL_GPIO1_C 0x00800000 #define SICRL_GPIO1_D 0x00400000 #define SICRL_GPIO1_E 0x00200000 #define SICRL_GPIO1_F 0x00180000 #define SICRL_GPIO1_G 0x00040000 #define SICRL_GPIO1_H 0x00020000 #define SICRL_GPIO1_I 0x00010000 #define SICRL_GPIO1_J 0x00008000 #define SICRL_GPIO1_K 0x00004000 #define SICRL_GPIO1_L 0x00003000 /* SICRH bits - MPC8349 specific */ #define SICRH_DDR 0x80000000 #define SICRH_TSEC1_A 0x10000000 #define SICRH_TSEC1_B 0x08000000 #define SICRH_TSEC1_C 0x04000000 #define SICRH_TSEC1_D 0x02000000 #define SICRH_TSEC1_E 0x01000000 #define SICRH_TSEC1_F 0x00800000 #define SICRH_TSEC2_A 0x00400000 #define SICRH_TSEC2_B 0x00200000 #define SICRH_TSEC2_C 0x00100000 #define SICRH_TSEC2_D 0x00080000 #define SICRH_TSEC2_E 0x00040000 #define SICRH_TSEC2_F 0x00020000 #define SICRH_TSEC2_G 0x00010000 #define SICRH_TSEC2_H 0x00008000 #define SICRH_GPIO2_A 0x00004000 #define SICRH_GPIO2_B 0x00002000 #define SICRH_GPIO2_C 0x00001000 #define SICRH_GPIO2_D 0x00000800 #define SICRH_GPIO2_E 0x00000400 #define SICRH_GPIO2_F 0x00000200 #define SICRH_GPIO2_G 0x00000180 #define SICRH_GPIO2_H 0x00000060 #define SICRH_TSOBI1 0x00000002 #define SICRH_TSOBI2 0x00000001 #elif defined(CONFIG_MPC8360) /* SICRL bits - MPC8360 specific */ #define SICRL_LDP_A 0xC0000000 #define SICRL_LCLK_1 0x10000000 #define SICRL_LCLK_2 0x08000000 #define SICRL_SRCID_A 0x03000000 #define SICRL_IRQ_CKSTP_A 0x00C00000 /* SICRH bits - MPC8360 specific */ #define SICRH_DDR 0x80000000 #define SICRH_SECONDARY_DDR 0x40000000 #define SICRH_SDDROE 0x20000000 #define SICRH_IRQ3 0x10000000 #define SICRH_UC1EOBI 0x00000004 #define SICRH_UC2E1OBI 0x00000002 #define SICRH_UC2E2OBI 0x00000001 |
24c3aca3f mpc83xx: Add supp... |
206 |
|
2c7920afa 83xx: Replace CON... |
207 208 |
#elif defined(CONFIG_MPC832x) /* SICRL bits - MPC832x specific */ |
24c3aca3f mpc83xx: Add supp... |
209 210 211 212 213 |
#define SICRL_LDP_LCS_A 0x80000000 #define SICRL_IRQ_CKS 0x20000000 #define SICRL_PCI_MSRC 0x10000000 #define SICRL_URT_CTPR 0x06000000 #define SICRL_IRQ_CTPR 0x00C00000 |
d87c57b20 mpc83xx: Add regi... |
214 |
|
555da6170 mpc83xx: Add the ... |
215 216 |
#elif defined(CONFIG_MPC8313) /* SICRL bits - MPC8313 specific */ |
d87c57b20 mpc83xx: Add regi... |
217 218 219 220 221 222 |
#define SICRL_LBC 0x30000000 #define SICRL_UART 0x0C000000 #define SICRL_SPI_A 0x03000000 #define SICRL_SPI_B 0x00C00000 #define SICRL_SPI_C 0x00300000 #define SICRL_SPI_D 0x000C0000 |
f986325dd Update SICRL_USBD... |
223 224 225 226 |
#define SICRL_USBDR_11 0x00000C00 #define SICRL_USBDR_10 0x00000800 #define SICRL_USBDR_01 0x00000400 #define SICRL_USBDR_00 0x00000000 |
d87c57b20 mpc83xx: Add regi... |
227 228 |
#define SICRL_ETSEC1_A 0x0000000C #define SICRL_ETSEC2_A 0x00000003 |
555da6170 mpc83xx: Add the ... |
229 |
/* SICRH bits - MPC8313 specific */ |
d87c57b20 mpc83xx: Add regi... |
230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 |
#define SICRH_INTR_A 0x02000000 #define SICRH_INTR_B 0x00C00000 #define SICRH_IIC 0x00300000 #define SICRH_ETSEC2_B 0x000C0000 #define SICRH_ETSEC2_C 0x00030000 #define SICRH_ETSEC2_D 0x0000C000 #define SICRH_ETSEC2_E 0x00003000 #define SICRH_ETSEC2_F 0x00000C00 #define SICRH_ETSEC2_G 0x00000300 #define SICRH_ETSEC1_B 0x00000080 #define SICRH_ETSEC1_C 0x00000060 #define SICRH_GTX1_DLY 0x00000008 #define SICRH_GTX2_DLY 0x00000004 #define SICRH_TSOBI1 0x00000002 #define SICRH_TSOBI2 0x00000001 |
555da6170 mpc83xx: Add the ... |
245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 |
#elif defined(CONFIG_MPC8315) /* SICRL bits - MPC8315 specific */ #define SICRL_DMA_CH0 0xc0000000 #define SICRL_DMA_SPI 0x30000000 #define SICRL_UART 0x0c000000 #define SICRL_IRQ4 0x02000000 #define SICRL_IRQ5 0x01800000 #define SICRL_IRQ6_7 0x00400000 #define SICRL_IIC1 0x00300000 #define SICRL_TDM 0x000c0000 #define SICRL_TDM_SHARED 0x00030000 #define SICRL_PCI_A 0x0000c000 #define SICRL_ELBC_A 0x00003000 #define SICRL_ETSEC1_A 0x000000c0 #define SICRL_ETSEC1_B 0x00000030 #define SICRL_ETSEC1_C 0x0000000c #define SICRL_TSEXPOBI 0x00000001 /* SICRH bits - MPC8315 specific */ #define SICRH_GPIO_0 0xc0000000 #define SICRH_GPIO_1 0x30000000 #define SICRH_GPIO_2 0x0c000000 #define SICRH_GPIO_3 0x03000000 #define SICRH_GPIO_4 0x00c00000 #define SICRH_GPIO_5 0x00300000 #define SICRH_GPIO_6 0x000c0000 #define SICRH_GPIO_7 0x00030000 #define SICRH_GPIO_8 0x0000c000 #define SICRH_GPIO_9 0x00003000 #define SICRH_GPIO_10 0x00000c00 #define SICRH_GPIO_11 0x00000300 #define SICRH_ETSEC2_A 0x000000c0 #define SICRH_TSOBI1 0x00000002 #define SICRH_TSOBI2 0x00000001 |
2c7920afa 83xx: Replace CON... |
279 |
#elif defined(CONFIG_MPC837x) |
03051c3d3 mpc83xx: Add the ... |
280 281 282 |
/* SICRL bits - MPC837x specific */ #define SICRL_USB_A 0xC0000000 #define SICRL_USB_B 0x30000000 |
e1ac387f4 83xx: Add eSDHC s... |
283 |
#define SICRL_USB_B_SD 0x20000000 |
03051c3d3 mpc83xx: Add the ... |
284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 |
#define SICRL_UART 0x0C000000 #define SICRL_GPIO_A 0x02000000 #define SICRL_GPIO_B 0x01000000 #define SICRL_GPIO_C 0x00800000 #define SICRL_GPIO_D 0x00400000 #define SICRL_GPIO_E 0x00200000 #define SICRL_GPIO_F 0x00180000 #define SICRL_GPIO_G 0x00040000 #define SICRL_GPIO_H 0x00020000 #define SICRL_GPIO_I 0x00010000 #define SICRL_GPIO_J 0x00008000 #define SICRL_GPIO_K 0x00004000 #define SICRL_GPIO_L 0x00003000 #define SICRL_DMA_A 0x00000800 #define SICRL_DMA_B 0x00000400 #define SICRL_DMA_C 0x00000200 #define SICRL_DMA_D 0x00000100 #define SICRL_DMA_E 0x00000080 #define SICRL_DMA_F 0x00000040 #define SICRL_DMA_G 0x00000020 #define SICRL_DMA_H 0x00000010 #define SICRL_DMA_I 0x00000008 #define SICRL_DMA_J 0x00000004 #define SICRL_LDP_A 0x00000002 #define SICRL_LDP_B 0x00000001 /* SICRH bits - MPC837x specific */ #define SICRH_DDR 0x80000000 #define SICRH_TSEC1_A 0x10000000 #define SICRH_TSEC1_B 0x08000000 #define SICRH_TSEC2_A 0x00400000 #define SICRH_TSEC2_B 0x00200000 #define SICRH_TSEC2_C 0x00100000 #define SICRH_TSEC2_D 0x00080000 #define SICRH_TSEC2_E 0x00040000 #define SICRH_TMR 0x00010000 #define SICRH_GPIO2_A 0x00008000 #define SICRH_GPIO2_B 0x00004000 #define SICRH_GPIO2_C 0x00002000 #define SICRH_GPIO2_D 0x00001000 #define SICRH_GPIO2_E 0x00000C00 |
e1ac387f4 83xx: Add eSDHC s... |
325 |
#define SICRH_GPIO2_E_SD 0x00000800 |
03051c3d3 mpc83xx: Add the ... |
326 327 328 329 |
#define SICRH_GPIO2_F 0x00000300 #define SICRH_GPIO2_G 0x000000C0 #define SICRH_GPIO2_H 0x00000030 #define SICRH_SPI 0x00000003 |
e1ac387f4 83xx: Add eSDHC s... |
330 |
#define SICRH_SPI_SD 0x00000001 |
f3ce250d9 mpc8308: add SICR... |
331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 |
#elif defined(CONFIG_MPC8308) /* SICRL bits - MPC8308 specific */ #define SICRL_SPI_PF0 (0 << 28) #define SICRL_SPI_PF1 (1 << 28) #define SICRL_SPI_PF3 (3 << 28) #define SICRL_UART_PF0 (0 << 26) #define SICRL_UART_PF1 (1 << 26) #define SICRL_UART_PF3 (3 << 26) #define SICRL_IRQ_PF0 (0 << 24) #define SICRL_IRQ_PF1 (1 << 24) #define SICRL_I2C2_PF0 (0 << 20) #define SICRL_I2C2_PF1 (1 << 20) #define SICRL_ETSEC1_TX_CLK (0 << 6) #define SICRL_ETSEC1_GTX_CLK125 (1 << 6) /* SICRH bits - MPC8308 specific */ #define SICRH_ESDHC_A_SD (0 << 30) #define SICRH_ESDHC_A_GTM (1 << 30) #define SICRH_ESDHC_A_GPIO (3 << 30) #define SICRH_ESDHC_B_SD (0 << 28) #define SICRH_ESDHC_B_GTM (1 << 28) #define SICRH_ESDHC_B_GPIO (3 << 28) #define SICRH_ESDHC_C_SD (0 << 26) #define SICRH_ESDHC_C_GTM (1 << 26) #define SICRH_ESDHC_C_GPIO (3 << 26) #define SICRH_GPIO_A_GPIO (0 << 24) #define SICRH_GPIO_A_TSEC2 (1 << 24) #define SICRH_GPIO_B_GPIO (0 << 22) #define SICRH_GPIO_B_TSEC2_TX_CLK (1 << 22) #define SICRH_GPIO_B_TSEC2_GTX_CLK125 (2 << 22) #define SICRH_IEEE1588_A_TMR (1 << 20) #define SICRH_IEEE1588_A_GPIO (3 << 20) #define SICRH_USB (1 << 18) #define SICRH_GTM_GTM (1 << 16) #define SICRH_GTM_GPIO (3 << 16) #define SICRH_IEEE1588_B_TMR (1 << 14) #define SICRH_IEEE1588_B_GPIO (3 << 14) #define SICRH_ETSEC2_CRS (1 << 12) #define SICRH_ETSEC2_GPIO (3 << 12) #define SICRH_GPIOSEL_0 (0 << 8) #define SICRH_GPIOSEL_1 (1 << 8) #define SICRH_TMROBI_V3P3 (0 << 4) #define SICRH_TMROBI_V2P5 (1 << 4) #define SICRH_TSOBI1_V3P3 (0 << 1) #define SICRH_TSOBI1_V2P5 (1 << 1) #define SICRH_TSOBI2_V3P3 (0 << 0) #define SICRH_TSOBI2_V2P5 (1 << 0) |
a88731a6c mpc83xx: add supp... |
379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 |
#elif defined(CONFIG_MPC8309) /* SICR_1 */ #define SICR_1_UART1_UART1S (0 << (30-2)) #define SICR_1_UART1_UART1RTS (1 << (30-2)) #define SICR_1_I2C_I2C (0 << (30-4)) #define SICR_1_I2C_CKSTOP (1 << (30-4)) #define SICR_1_IRQ_A_IRQ (0 << (30-6)) #define SICR_1_IRQ_A_MCP (1 << (30-6)) #define SICR_1_IRQ_B_IRQ (0 << (30-8)) #define SICR_1_IRQ_B_CKSTOP (1 << (30-8)) #define SICR_1_GPIO_A_GPIO (0 << (30-10)) #define SICR_1_GPIO_A_SD (2 << (30-10)) #define SICR_1_GPIO_A_DDR (3 << (30-10)) #define SICR_1_GPIO_B_GPIO (0 << (30-12)) #define SICR_1_GPIO_B_SD (2 << (30-12)) #define SICR_1_GPIO_B_QE (3 << (30-12)) #define SICR_1_GPIO_C_GPIO (0 << (30-14)) #define SICR_1_GPIO_C_CAN (1 << (30-14)) #define SICR_1_GPIO_C_DDR (2 << (30-14)) #define SICR_1_GPIO_C_LCS (3 << (30-14)) #define SICR_1_GPIO_D_GPIO (0 << (30-16)) #define SICR_1_GPIO_D_CAN (1 << (30-16)) #define SICR_1_GPIO_D_DDR (2 << (30-16)) #define SICR_1_GPIO_D_LCS (3 << (30-16)) #define SICR_1_GPIO_E_GPIO (0 << (30-18)) #define SICR_1_GPIO_E_CAN (1 << (30-18)) #define SICR_1_GPIO_E_DDR (2 << (30-18)) #define SICR_1_GPIO_E_LCS (3 << (30-18)) #define SICR_1_GPIO_F_GPIO (0 << (30-20)) #define SICR_1_GPIO_F_CAN (1 << (30-20)) #define SICR_1_GPIO_F_CK (2 << (30-20)) #define SICR_1_USB_A_USBDR (0 << (30-22)) #define SICR_1_USB_A_UART2S (1 << (30-22)) #define SICR_1_USB_B_USBDR (0 << (30-24)) #define SICR_1_USB_B_UART2S (1 << (30-24)) #define SICR_1_USB_B_UART2RTS (2 << (30-24)) #define SICR_1_USB_C_USBDR (0 << (30-26)) #define SICR_1_USB_C_QE_EXT (3 << (30-26)) #define SICR_1_FEC1_FEC1 (0 << (30-28)) #define SICR_1_FEC1_GTM (1 << (30-28)) #define SICR_1_FEC1_GPIO (2 << (30-28)) #define SICR_1_FEC2_FEC2 (0 << (30-30)) #define SICR_1_FEC2_GTM (1 << (30-30)) #define SICR_1_FEC2_GPIO (2 << (30-30)) /* SICR_2 */ #define SICR_2_FEC3_FEC3 (0 << (30-0)) #define SICR_2_FEC3_TMR (1 << (30-0)) #define SICR_2_FEC3_GPIO (2 << (30-0)) #define SICR_2_HDLC1_A_HDLC1 (0 << (30-2)) #define SICR_2_HDLC1_A_GPIO (1 << (30-2)) #define SICR_2_HDLC1_A_TDM1 (2 << (30-2)) #define SICR_2_ELBC_A_LA (0 << (30-4)) #define SICR_2_ELBC_B_LCLK (0 << (30-6)) #define SICR_2_HDLC2_A_HDLC2 (0 << (30-8)) #define SICR_2_HDLC2_A_GPIO (0 << (30-8)) #define SICR_2_HDLC2_A_TDM2 (0 << (30-8)) /* bits 10-11 unused */ #define SICR_2_USB_D_USBDR (0 << (30-12)) #define SICR_2_USB_D_GPIO (2 << (30-12)) #define SICR_2_USB_D_QE_BRG (3 << (30-12)) #define SICR_2_PCI_PCI (0 << (30-14)) #define SICR_2_PCI_CPCI_HS (2 << (30-14)) #define SICR_2_HDLC1_B_HDLC1 (0 << (30-16)) #define SICR_2_HDLC1_B_GPIO (1 << (30-16)) #define SICR_2_HDLC1_B_QE_BRG (2 << (30-16)) #define SICR_2_HDLC1_B_TDM1 (3 << (30-16)) #define SICR_2_HDLC1_C_HDLC1 (0 << (30-18)) #define SICR_2_HDLC1_C_GPIO (1 << (30-18)) #define SICR_2_HDLC1_C_TDM1 (2 << (30-18)) #define SICR_2_HDLC2_B_HDLC2 (0 << (30-20)) #define SICR_2_HDLC2_B_GPIO (1 << (30-20)) #define SICR_2_HDLC2_B_QE_BRG (2 << (30-20)) #define SICR_2_HDLC2_B_TDM2 (3 << (30-20)) #define SICR_2_HDLC2_C_HDLC2 (0 << (30-22)) #define SICR_2_HDLC2_C_GPIO (1 << (30-22)) #define SICR_2_HDLC2_C_TDM2 (2 << (30-22)) #define SICR_2_HDLC2_C_QE_BRG (3 << (30-22)) #define SICR_2_QUIESCE_B (0 << (30-24)) |
e080313c3 mpc83xx: streamli... |
458 |
#endif |
f046ccd15 * Patch by Eran L... |
459 |
|
4e8b750c5 cosmetic, powerpc... |
460 461 |
/* * SWCRR - System Watchdog Control Register |
e080313c3 mpc83xx: streamli... |
462 |
*/ |
4e8b750c5 cosmetic, powerpc... |
463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 |
/* Register offset to immr */ #define SWCRR 0x0204 /* Software Watchdog Time Count */ #define SWCRR_SWTC 0xFFFF0000 /* Watchdog Enable bit */ #define SWCRR_SWEN 0x00000004 /* Software Watchdog Reset/Interrupt Select bit */ #define SWCRR_SWRI 0x00000002 /* Software Watchdog Counter Prescale bit */ #define SWCRR_SWPR 0x00000001 #define SWCRR_RES (~(SWCRR_SWTC | SWCRR_SWEN | \ SWCRR_SWRI | SWCRR_SWPR)) /* * SWCNR - System Watchdog Counter Register |
e080313c3 mpc83xx: streamli... |
478 |
*/ |
4e8b750c5 cosmetic, powerpc... |
479 480 481 482 |
/* Register offset to immr */ #define SWCNR 0x0208 /* Software Watchdog Count mask */ #define SWCNR_SWCN 0x0000FFFF |
e080313c3 mpc83xx: streamli... |
483 |
#define SWCNR_RES ~(SWCNR_SWCN) |
f046ccd15 * Patch by Eran L... |
484 |
|
4e8b750c5 cosmetic, powerpc... |
485 486 |
/* * SWSRR - System Watchdog Service Register |
f046ccd15 * Patch by Eran L... |
487 |
*/ |
4e8b750c5 cosmetic, powerpc... |
488 489 |
/* Register offset to immr */ #define SWSRR 0x020E |
f046ccd15 * Patch by Eran L... |
490 |
|
4e8b750c5 cosmetic, powerpc... |
491 492 |
/* * ACR - Arbiter Configuration Register |
f046ccd15 * Patch by Eran L... |
493 |
*/ |
e080313c3 mpc83xx: streamli... |
494 495 496 497 498 499 500 501 502 503 504 505 |
#define ACR_COREDIS 0x10000000 /* Core disable */ #define ACR_COREDIS_SHIFT (31-7) #define ACR_PIPE_DEP 0x00070000 /* Pipeline depth */ #define ACR_PIPE_DEP_SHIFT (31-15) #define ACR_PCI_RPTCNT 0x00007000 /* PCI repeat count */ #define ACR_PCI_RPTCNT_SHIFT (31-19) #define ACR_RPTCNT 0x00000700 /* Repeat count */ #define ACR_RPTCNT_SHIFT (31-23) #define ACR_APARK 0x00000030 /* Address parking */ #define ACR_APARK_SHIFT (31-27) #define ACR_PARKM 0x0000000F /* Parking master */ #define ACR_PARKM_SHIFT (31-31) |
4e8b750c5 cosmetic, powerpc... |
506 507 |
/* * ATR - Arbiter Timers Register |
e080313c3 mpc83xx: streamli... |
508 509 |
*/ #define ATR_DTO 0x00FF0000 /* Data time out */ |
002d27caf MPC83XX: Add misc... |
510 |
#define ATR_DTO_SHIFT 16 |
e080313c3 mpc83xx: streamli... |
511 |
#define ATR_ATO 0x000000FF /* Address time out */ |
002d27caf MPC83XX: Add misc... |
512 |
#define ATR_ATO_SHIFT 0 |
f046ccd15 * Patch by Eran L... |
513 |
|
4e8b750c5 cosmetic, powerpc... |
514 515 |
/* * AER - Arbiter Event Register |
e080313c3 mpc83xx: streamli... |
516 517 |
*/ #define AER_ETEA 0x00000020 /* Transfer error */ |
4e8b750c5 cosmetic, powerpc... |
518 519 520 521 522 523 |
/* Reserved transfer type */ #define AER_RES 0x00000010 /* External control word transfer type */ #define AER_ECW 0x00000008 /* Address Only transfer type */ #define AER_AO 0x00000004 |
e080313c3 mpc83xx: streamli... |
524 525 |
#define AER_DTO 0x00000002 /* Data time out */ #define AER_ATO 0x00000001 /* Address time out */ |
4e8b750c5 cosmetic, powerpc... |
526 527 |
/* * AEATR - Arbiter Event Address Register |
e080313c3 mpc83xx: streamli... |
528 529 |
*/ #define AEATR_EVENT 0x07000000 /* Event type */ |
002d27caf MPC83XX: Add misc... |
530 |
#define AEATR_EVENT_SHIFT 24 |
e080313c3 mpc83xx: streamli... |
531 |
#define AEATR_MSTR_ID 0x001F0000 /* Master Id */ |
002d27caf MPC83XX: Add misc... |
532 |
#define AEATR_MSTR_ID_SHIFT 16 |
e080313c3 mpc83xx: streamli... |
533 |
#define AEATR_TBST 0x00000800 /* Transfer burst */ |
002d27caf MPC83XX: Add misc... |
534 |
#define AEATR_TBST_SHIFT 11 |
e080313c3 mpc83xx: streamli... |
535 |
#define AEATR_TSIZE 0x00000700 /* Transfer Size */ |
002d27caf MPC83XX: Add misc... |
536 |
#define AEATR_TSIZE_SHIFT 8 |
e080313c3 mpc83xx: streamli... |
537 |
#define AEATR_TTYPE 0x0000001F /* Transfer Type */ |
002d27caf MPC83XX: Add misc... |
538 |
#define AEATR_TTYPE_SHIFT 0 |
f046ccd15 * Patch by Eran L... |
539 |
|
4e8b750c5 cosmetic, powerpc... |
540 541 |
/* * HRCWL - Hard Reset Configuration Word Low |
e080313c3 mpc83xx: streamli... |
542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 |
*/ #define HRCWL_LBIUCM 0x80000000 #define HRCWL_LBIUCM_SHIFT 31 #define HRCWL_LCL_BUS_TO_SCB_CLK_1X1 0x00000000 #define HRCWL_LCL_BUS_TO_SCB_CLK_2X1 0x80000000 #define HRCWL_DDRCM 0x40000000 #define HRCWL_DDRCM_SHIFT 30 #define HRCWL_DDR_TO_SCB_CLK_1X1 0x00000000 #define HRCWL_DDR_TO_SCB_CLK_2X1 0x40000000 #define HRCWL_SPMF 0x0f000000 #define HRCWL_SPMF_SHIFT 24 #define HRCWL_CSB_TO_CLKIN_16X1 0x00000000 #define HRCWL_CSB_TO_CLKIN_1X1 0x01000000 #define HRCWL_CSB_TO_CLKIN_2X1 0x02000000 #define HRCWL_CSB_TO_CLKIN_3X1 0x03000000 #define HRCWL_CSB_TO_CLKIN_4X1 0x04000000 #define HRCWL_CSB_TO_CLKIN_5X1 0x05000000 #define HRCWL_CSB_TO_CLKIN_6X1 0x06000000 #define HRCWL_CSB_TO_CLKIN_7X1 0x07000000 #define HRCWL_CSB_TO_CLKIN_8X1 0x08000000 #define HRCWL_CSB_TO_CLKIN_9X1 0x09000000 #define HRCWL_CSB_TO_CLKIN_10X1 0x0A000000 #define HRCWL_CSB_TO_CLKIN_11X1 0x0B000000 #define HRCWL_CSB_TO_CLKIN_12X1 0x0C000000 #define HRCWL_CSB_TO_CLKIN_13X1 0x0D000000 #define HRCWL_CSB_TO_CLKIN_14X1 0x0E000000 #define HRCWL_CSB_TO_CLKIN_15X1 0x0F000000 #define HRCWL_VCO_BYPASS 0x00000000 #define HRCWL_VCO_1X2 0x00000000 #define HRCWL_VCO_1X4 0x00200000 #define HRCWL_VCO_1X8 0x00400000 #define HRCWL_COREPLL 0x007F0000 #define HRCWL_COREPLL_SHIFT 16 #define HRCWL_CORE_TO_CSB_BYPASS 0x00000000 #define HRCWL_CORE_TO_CSB_1X1 0x00020000 #define HRCWL_CORE_TO_CSB_1_5X1 0x00030000 #define HRCWL_CORE_TO_CSB_2X1 0x00040000 #define HRCWL_CORE_TO_CSB_2_5X1 0x00050000 #define HRCWL_CORE_TO_CSB_3X1 0x00060000 |
2c7920afa 83xx: Replace CON... |
585 |
#if defined(CONFIG_MPC8360) || defined(CONFIG_MPC832x) |
e080313c3 mpc83xx: streamli... |
586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 |
#define HRCWL_CEVCOD 0x000000C0 #define HRCWL_CEVCOD_SHIFT 6 #define HRCWL_CE_PLL_VCO_DIV_4 0x00000000 #define HRCWL_CE_PLL_VCO_DIV_8 0x00000040 #define HRCWL_CE_PLL_VCO_DIV_2 0x00000080 #define HRCWL_CEPDF 0x00000020 #define HRCWL_CEPDF_SHIFT 5 #define HRCWL_CE_PLL_DIV_1X1 0x00000000 #define HRCWL_CE_PLL_DIV_2X1 0x00000020 #define HRCWL_CEPMF 0x0000001F #define HRCWL_CEPMF_SHIFT 0 #define HRCWL_CE_TO_PLL_1X16_ 0x00000000 #define HRCWL_CE_TO_PLL_1X2 0x00000002 #define HRCWL_CE_TO_PLL_1X3 0x00000003 #define HRCWL_CE_TO_PLL_1X4 0x00000004 #define HRCWL_CE_TO_PLL_1X5 0x00000005 #define HRCWL_CE_TO_PLL_1X6 0x00000006 #define HRCWL_CE_TO_PLL_1X7 0x00000007 #define HRCWL_CE_TO_PLL_1X8 0x00000008 #define HRCWL_CE_TO_PLL_1X9 0x00000009 #define HRCWL_CE_TO_PLL_1X10 0x0000000A #define HRCWL_CE_TO_PLL_1X11 0x0000000B #define HRCWL_CE_TO_PLL_1X12 0x0000000C #define HRCWL_CE_TO_PLL_1X13 0x0000000D #define HRCWL_CE_TO_PLL_1X14 0x0000000E #define HRCWL_CE_TO_PLL_1X15 0x0000000F #define HRCWL_CE_TO_PLL_1X16 0x00000010 #define HRCWL_CE_TO_PLL_1X17 0x00000011 #define HRCWL_CE_TO_PLL_1X18 0x00000012 #define HRCWL_CE_TO_PLL_1X19 0x00000013 #define HRCWL_CE_TO_PLL_1X20 0x00000014 #define HRCWL_CE_TO_PLL_1X21 0x00000015 #define HRCWL_CE_TO_PLL_1X22 0x00000016 #define HRCWL_CE_TO_PLL_1X23 0x00000017 #define HRCWL_CE_TO_PLL_1X24 0x00000018 #define HRCWL_CE_TO_PLL_1X25 0x00000019 #define HRCWL_CE_TO_PLL_1X26 0x0000001A #define HRCWL_CE_TO_PLL_1X27 0x0000001B #define HRCWL_CE_TO_PLL_1X28 0x0000001C #define HRCWL_CE_TO_PLL_1X29 0x0000001D #define HRCWL_CE_TO_PLL_1X30 0x0000001E #define HRCWL_CE_TO_PLL_1X31 0x0000001F |
03051c3d3 mpc83xx: Add the ... |
630 |
|
7c619ddce mpc8308: support ... |
631 |
#elif defined(CONFIG_MPC8308) || defined(CONFIG_MPC8315) |
6f3931a2b mpc83xx: Fix the ... |
632 633 634 635 636 637 |
#define HRCWL_SVCOD 0x30000000 #define HRCWL_SVCOD_SHIFT 28 #define HRCWL_SVCOD_DIV_2 0x00000000 #define HRCWL_SVCOD_DIV_4 0x10000000 #define HRCWL_SVCOD_DIV_8 0x20000000 #define HRCWL_SVCOD_DIV_1 0x30000000 |
2c7920afa 83xx: Replace CON... |
638 |
#elif defined(CONFIG_MPC837x) |
03051c3d3 mpc83xx: Add the ... |
639 640 641 642 643 644 |
#define HRCWL_SVCOD 0x30000000 #define HRCWL_SVCOD_SHIFT 28 #define HRCWL_SVCOD_DIV_4 0x00000000 #define HRCWL_SVCOD_DIV_8 0x10000000 #define HRCWL_SVCOD_DIV_2 0x20000000 #define HRCWL_SVCOD_DIV_1 0x30000000 |
a88731a6c mpc83xx: add supp... |
645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 |
#elif defined(CONFIG_MPC8309) #define HRCWL_CEVCOD 0x000000C0 #define HRCWL_CEVCOD_SHIFT 6 /* * According to Errata MPC8309RMAD, Rev. 0.2, 9/2012 * these are different than with 8360, 832x */ #define HRCWL_CE_PLL_VCO_DIV_2 0x00000000 #define HRCWL_CE_PLL_VCO_DIV_4 0x00000040 #define HRCWL_CE_PLL_VCO_DIV_8 0x00000080 #define HRCWL_CEPDF 0x00000020 #define HRCWL_CEPDF_SHIFT 5 #define HRCWL_CE_PLL_DIV_1X1 0x00000000 #define HRCWL_CE_PLL_DIV_2X1 0x00000020 #define HRCWL_CEPMF 0x0000001F #define HRCWL_CEPMF_SHIFT 0 #define HRCWL_CE_TO_PLL_1X16_ 0x00000000 #define HRCWL_CE_TO_PLL_1X2 0x00000002 #define HRCWL_CE_TO_PLL_1X3 0x00000003 #define HRCWL_CE_TO_PLL_1X4 0x00000004 #define HRCWL_CE_TO_PLL_1X5 0x00000005 #define HRCWL_CE_TO_PLL_1X6 0x00000006 #define HRCWL_CE_TO_PLL_1X7 0x00000007 #define HRCWL_CE_TO_PLL_1X8 0x00000008 #define HRCWL_CE_TO_PLL_1X9 0x00000009 #define HRCWL_CE_TO_PLL_1X10 0x0000000A #define HRCWL_CE_TO_PLL_1X11 0x0000000B #define HRCWL_CE_TO_PLL_1X12 0x0000000C #define HRCWL_CE_TO_PLL_1X13 0x0000000D #define HRCWL_CE_TO_PLL_1X14 0x0000000E #define HRCWL_CE_TO_PLL_1X15 0x0000000F #define HRCWL_CE_TO_PLL_1X16 0x00000010 #define HRCWL_CE_TO_PLL_1X17 0x00000011 #define HRCWL_CE_TO_PLL_1X18 0x00000012 #define HRCWL_CE_TO_PLL_1X19 0x00000013 #define HRCWL_CE_TO_PLL_1X20 0x00000014 #define HRCWL_CE_TO_PLL_1X21 0x00000015 #define HRCWL_CE_TO_PLL_1X22 0x00000016 #define HRCWL_CE_TO_PLL_1X23 0x00000017 #define HRCWL_CE_TO_PLL_1X24 0x00000018 #define HRCWL_CE_TO_PLL_1X25 0x00000019 #define HRCWL_CE_TO_PLL_1X26 0x0000001A #define HRCWL_CE_TO_PLL_1X27 0x0000001B #define HRCWL_CE_TO_PLL_1X28 0x0000001C #define HRCWL_CE_TO_PLL_1X29 0x0000001D #define HRCWL_CE_TO_PLL_1X30 0x0000001E #define HRCWL_CE_TO_PLL_1X31 0x0000001F #define HRCWL_SVCOD 0x30000000 #define HRCWL_SVCOD_SHIFT 28 #define HRCWL_SVCOD_DIV_2 0x00000000 #define HRCWL_SVCOD_DIV_4 0x10000000 #define HRCWL_SVCOD_DIV_8 0x20000000 #define HRCWL_SVCOD_DIV_1 0x30000000 |
5f8204394 mpc83xx: Add MPC8... |
702 |
#endif |
f046ccd15 * Patch by Eran L... |
703 |
|
4e8b750c5 cosmetic, powerpc... |
704 705 |
/* * HRCWH - Hardware Reset Configuration Word High |
de1d0a699 Fix style issues ... |
706 |
*/ |
e080313c3 mpc83xx: streamli... |
707 708 709 |
#define HRCWH_PCI_HOST 0x80000000 #define HRCWH_PCI_HOST_SHIFT 31 #define HRCWH_PCI_AGENT 0x00000000 |
f046ccd15 * Patch by Eran L... |
710 |
|
2c7920afa 83xx: Replace CON... |
711 |
#if defined(CONFIG_MPC834x) |
e080313c3 mpc83xx: streamli... |
712 713 |
#define HRCWH_32_BIT_PCI 0x00000000 #define HRCWH_64_BIT_PCI 0x40000000 |
5f8204394 mpc83xx: Add MPC8... |
714 |
#endif |
f046ccd15 * Patch by Eran L... |
715 |
|
e080313c3 mpc83xx: streamli... |
716 717 718 719 720 |
#define HRCWH_PCI1_ARBITER_DISABLE 0x00000000 #define HRCWH_PCI1_ARBITER_ENABLE 0x20000000 #define HRCWH_PCI_ARBITER_DISABLE 0x00000000 #define HRCWH_PCI_ARBITER_ENABLE 0x20000000 |
f046ccd15 * Patch by Eran L... |
721 |
|
2c7920afa 83xx: Replace CON... |
722 |
#if defined(CONFIG_MPC834x) |
e080313c3 mpc83xx: streamli... |
723 724 725 726 727 728 |
#define HRCWH_PCI2_ARBITER_DISABLE 0x00000000 #define HRCWH_PCI2_ARBITER_ENABLE 0x10000000 #elif defined(CONFIG_MPC8360) #define HRCWH_PCICKDRV_DISABLE 0x00000000 #define HRCWH_PCICKDRV_ENABLE 0x10000000 |
5f8204394 mpc83xx: Add MPC8... |
729 |
#endif |
f046ccd15 * Patch by Eran L... |
730 |
|
e080313c3 mpc83xx: streamli... |
731 732 |
#define HRCWH_CORE_DISABLE 0x08000000 #define HRCWH_CORE_ENABLE 0x00000000 |
f046ccd15 * Patch by Eran L... |
733 |
|
e080313c3 mpc83xx: streamli... |
734 735 |
#define HRCWH_FROM_0X00000100 0x00000000 #define HRCWH_FROM_0XFFF00100 0x04000000 |
f046ccd15 * Patch by Eran L... |
736 |
|
e080313c3 mpc83xx: streamli... |
737 738 739 |
#define HRCWH_BOOTSEQ_DISABLE 0x00000000 #define HRCWH_BOOTSEQ_NORMAL 0x01000000 #define HRCWH_BOOTSEQ_EXTENDED 0x02000000 |
f046ccd15 * Patch by Eran L... |
740 |
|
e080313c3 mpc83xx: streamli... |
741 742 |
#define HRCWH_SW_WATCHDOG_DISABLE 0x00000000 #define HRCWH_SW_WATCHDOG_ENABLE 0x00800000 |
f046ccd15 * Patch by Eran L... |
743 |
|
e080313c3 mpc83xx: streamli... |
744 745 |
#define HRCWH_ROM_LOC_DDR_SDRAM 0x00000000 #define HRCWH_ROM_LOC_PCI1 0x00100000 |
2c7920afa 83xx: Replace CON... |
746 |
#if defined(CONFIG_MPC834x) |
e080313c3 mpc83xx: streamli... |
747 |
#define HRCWH_ROM_LOC_PCI2 0x00200000 |
5f8204394 mpc83xx: Add MPC8... |
748 |
#endif |
2c7920afa 83xx: Replace CON... |
749 |
#if defined(CONFIG_MPC837x) |
03051c3d3 mpc83xx: Add the ... |
750 751 |
#define HRCWH_ROM_LOC_ON_CHIP_ROM 0x00300000 #endif |
e080313c3 mpc83xx: streamli... |
752 753 754 |
#define HRCWH_ROM_LOC_LOCAL_8BIT 0x00500000 #define HRCWH_ROM_LOC_LOCAL_16BIT 0x00600000 #define HRCWH_ROM_LOC_LOCAL_32BIT 0x00700000 |
7c619ddce mpc8308: support ... |
755 756 |
#if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \ defined(CONFIG_MPC837x) |
1636d1c85 Coding stylke cle... |
757 |
#define HRCWH_ROM_LOC_NAND_SP_8BIT 0x00100000 |
d87c57b20 mpc83xx: Add regi... |
758 |
#define HRCWH_ROM_LOC_NAND_SP_16BIT 0x00200000 |
1636d1c85 Coding stylke cle... |
759 |
#define HRCWH_ROM_LOC_NAND_LP_8BIT 0x00500000 |
d87c57b20 mpc83xx: Add regi... |
760 761 762 763 |
#define HRCWH_ROM_LOC_NAND_LP_16BIT 0x00600000 #define HRCWH_RL_EXT_LEGACY 0x00000000 #define HRCWH_RL_EXT_NAND 0x00040000 |
e6d9c8916 mpc83xx: add TSEC... |
764 |
#define HRCWH_TSEC1M_MASK 0x0000E000 |
d87c57b20 mpc83xx: Add regi... |
765 766 767 768 769 |
#define HRCWH_TSEC1M_IN_MII 0x00000000 #define HRCWH_TSEC1M_IN_RMII 0x00002000 #define HRCWH_TSEC1M_IN_RGMII 0x00006000 #define HRCWH_TSEC1M_IN_RTBI 0x0000A000 #define HRCWH_TSEC1M_IN_SGMII 0x0000C000 |
e6d9c8916 mpc83xx: add TSEC... |
770 |
#define HRCWH_TSEC2M_MASK 0x00001C00 |
d87c57b20 mpc83xx: Add regi... |
771 772 773 774 775 776 |
#define HRCWH_TSEC2M_IN_MII 0x00000000 #define HRCWH_TSEC2M_IN_RMII 0x00000400 #define HRCWH_TSEC2M_IN_RGMII 0x00000C00 #define HRCWH_TSEC2M_IN_RTBI 0x00001400 #define HRCWH_TSEC2M_IN_SGMII 0x00001800 #endif |
2c7920afa 83xx: Replace CON... |
777 |
#if defined(CONFIG_MPC834x) |
e080313c3 mpc83xx: streamli... |
778 779 780 781 782 783 784 785 |
#define HRCWH_TSEC1M_IN_RGMII 0x00000000 #define HRCWH_TSEC1M_IN_RTBI 0x00004000 #define HRCWH_TSEC1M_IN_GMII 0x00008000 #define HRCWH_TSEC1M_IN_TBI 0x0000C000 #define HRCWH_TSEC2M_IN_RGMII 0x00000000 #define HRCWH_TSEC2M_IN_RTBI 0x00001000 #define HRCWH_TSEC2M_IN_GMII 0x00002000 #define HRCWH_TSEC2M_IN_TBI 0x00003000 |
5f8204394 mpc83xx: Add MPC8... |
786 |
#endif |
e080313c3 mpc83xx: streamli... |
787 788 789 |
#if defined(CONFIG_MPC8360) #define HRCWH_SECONDARY_DDR_DISABLE 0x00000000 #define HRCWH_SECONDARY_DDR_ENABLE 0x00000010 |
5f8204394 mpc83xx: Add MPC8... |
790 |
#endif |
f046ccd15 * Patch by Eran L... |
791 |
|
e080313c3 mpc83xx: streamli... |
792 793 |
#define HRCWH_BIG_ENDIAN 0x00000000 #define HRCWH_LITTLE_ENDIAN 0x00000008 |
f046ccd15 * Patch by Eran L... |
794 |
|
e080313c3 mpc83xx: streamli... |
795 796 |
#define HRCWH_LALE_NORMAL 0x00000000 #define HRCWH_LALE_EARLY 0x00000004 |
f6eda7f80 mpc83xx: Changed ... |
797 |
|
e080313c3 mpc83xx: streamli... |
798 799 |
#define HRCWH_LDP_SET 0x00000000 #define HRCWH_LDP_CLEAR 0x00000002 |
f6eda7f80 mpc83xx: Changed ... |
800 |
|
4e8b750c5 cosmetic, powerpc... |
801 802 |
/* * RSR - Reset Status Register |
e080313c3 mpc83xx: streamli... |
803 |
*/ |
7c619ddce mpc8308: support ... |
804 805 |
#if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \ defined(CONFIG_MPC837x) |
03051c3d3 mpc83xx: Add the ... |
806 807 808 |
#define RSR_RSTSRC 0xF0000000 /* Reset source */ #define RSR_RSTSRC_SHIFT 28 #else |
e080313c3 mpc83xx: streamli... |
809 810 |
#define RSR_RSTSRC 0xE0000000 /* Reset source */ #define RSR_RSTSRC_SHIFT 29 |
03051c3d3 mpc83xx: Add the ... |
811 |
#endif |
e080313c3 mpc83xx: streamli... |
812 813 |
#define RSR_BSF 0x00010000 /* Boot seq. fail */ #define RSR_BSF_SHIFT 16 |
4e8b750c5 cosmetic, powerpc... |
814 815 |
/* software soft reset */ #define RSR_SWSR 0x00002000 |
e080313c3 mpc83xx: streamli... |
816 |
#define RSR_SWSR_SHIFT 13 |
4e8b750c5 cosmetic, powerpc... |
817 818 |
/* software hard reset */ #define RSR_SWHR 0x00001000 |
e080313c3 mpc83xx: streamli... |
819 820 821 |
#define RSR_SWHR_SHIFT 12 #define RSR_JHRS 0x00000200 /* jtag hreset */ #define RSR_JHRS_SHIFT 9 |
4e8b750c5 cosmetic, powerpc... |
822 823 |
/* jtag sreset status */ #define RSR_JSRS 0x00000100 |
e080313c3 mpc83xx: streamli... |
824 |
#define RSR_JSRS_SHIFT 8 |
4e8b750c5 cosmetic, powerpc... |
825 826 |
/* checkstop reset status */ #define RSR_CSHR 0x00000010 |
e080313c3 mpc83xx: streamli... |
827 |
#define RSR_CSHR_SHIFT 4 |
4e8b750c5 cosmetic, powerpc... |
828 829 |
/* software watchdog reset status */ #define RSR_SWRS 0x00000008 |
e080313c3 mpc83xx: streamli... |
830 |
#define RSR_SWRS_SHIFT 3 |
4e8b750c5 cosmetic, powerpc... |
831 832 |
/* bus monitop reset status */ #define RSR_BMRS 0x00000004 |
e080313c3 mpc83xx: streamli... |
833 834 835 836 837 |
#define RSR_BMRS_SHIFT 2 #define RSR_SRS 0x00000002 /* soft reset status */ #define RSR_SRS_SHIFT 1 #define RSR_HRS 0x00000001 /* hard reset status */ #define RSR_HRS_SHIFT 0 |
4e8b750c5 cosmetic, powerpc... |
838 839 840 841 842 843 844 |
#define RSR_RES (~(RSR_RSTSRC | RSR_BSF | RSR_SWSR | \ RSR_SWHR | RSR_JHRS | \ RSR_JSRS | RSR_CSHR | \ RSR_SWRS | RSR_BMRS | \ RSR_SRS | RSR_HRS)) /* * RMR - Reset Mode Register |
e080313c3 mpc83xx: streamli... |
845 |
*/ |
4e8b750c5 cosmetic, powerpc... |
846 847 |
/* checkstop reset enable */ #define RMR_CSRE 0x00000001 |
e080313c3 mpc83xx: streamli... |
848 849 |
#define RMR_CSRE_SHIFT 0 #define RMR_RES ~(RMR_CSRE) |
4e8b750c5 cosmetic, powerpc... |
850 851 |
/* * RCR - Reset Control Register |
e080313c3 mpc83xx: streamli... |
852 |
*/ |
4e8b750c5 cosmetic, powerpc... |
853 854 855 856 |
/* software hard reset */ #define RCR_SWHR 0x00000002 /* software soft reset */ #define RCR_SWSR 0x00000001 |
e080313c3 mpc83xx: streamli... |
857 |
#define RCR_RES ~(RCR_SWHR | RCR_SWSR) |
4e8b750c5 cosmetic, powerpc... |
858 859 |
/* * RCER - Reset Control Enable Register |
e080313c3 mpc83xx: streamli... |
860 |
*/ |
4e8b750c5 cosmetic, powerpc... |
861 862 |
/* software hard reset */ #define RCER_CRE 0x00000001 |
e080313c3 mpc83xx: streamli... |
863 |
#define RCER_RES ~(RCER_CRE) |
4e8b750c5 cosmetic, powerpc... |
864 865 |
/* * SPMR - System PLL Mode Register |
e080313c3 mpc83xx: streamli... |
866 867 |
*/ #define SPMR_LBIUCM 0x80000000 |
26e5f794d mpc83xx: Use corr... |
868 |
#define SPMR_LBIUCM_SHIFT 31 |
e080313c3 mpc83xx: streamli... |
869 |
#define SPMR_DDRCM 0x40000000 |
26e5f794d mpc83xx: Use corr... |
870 |
#define SPMR_DDRCM_SHIFT 30 |
e080313c3 mpc83xx: streamli... |
871 |
#define SPMR_SPMF 0x0F000000 |
26e5f794d mpc83xx: Use corr... |
872 |
#define SPMR_SPMF_SHIFT 24 |
e080313c3 mpc83xx: streamli... |
873 874 875 |
#define SPMR_CKID 0x00800000 #define SPMR_CKID_SHIFT 23 #define SPMR_COREPLL 0x007F0000 |
26e5f794d mpc83xx: Use corr... |
876 |
#define SPMR_COREPLL_SHIFT 16 |
e080313c3 mpc83xx: streamli... |
877 |
#define SPMR_CEVCOD 0x000000C0 |
26e5f794d mpc83xx: Use corr... |
878 |
#define SPMR_CEVCOD_SHIFT 6 |
e080313c3 mpc83xx: streamli... |
879 |
#define SPMR_CEPDF 0x00000020 |
26e5f794d mpc83xx: Use corr... |
880 |
#define SPMR_CEPDF_SHIFT 5 |
e080313c3 mpc83xx: streamli... |
881 |
#define SPMR_CEPMF 0x0000001F |
26e5f794d mpc83xx: Use corr... |
882 |
#define SPMR_CEPMF_SHIFT 0 |
e080313c3 mpc83xx: streamli... |
883 |
|
4e8b750c5 cosmetic, powerpc... |
884 885 |
/* * OCCR - Output Clock Control Register |
e080313c3 mpc83xx: streamli... |
886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 |
*/ #define OCCR_PCICOE0 0x80000000 #define OCCR_PCICOE1 0x40000000 #define OCCR_PCICOE2 0x20000000 #define OCCR_PCICOE3 0x10000000 #define OCCR_PCICOE4 0x08000000 #define OCCR_PCICOE5 0x04000000 #define OCCR_PCICOE6 0x02000000 #define OCCR_PCICOE7 0x01000000 #define OCCR_PCICD0 0x00800000 #define OCCR_PCICD1 0x00400000 #define OCCR_PCICD2 0x00200000 #define OCCR_PCICD3 0x00100000 #define OCCR_PCICD4 0x00080000 #define OCCR_PCICD5 0x00040000 #define OCCR_PCICD6 0x00020000 #define OCCR_PCICD7 0x00010000 #define OCCR_PCI1CR 0x00000002 #define OCCR_PCI2CR 0x00000001 #define OCCR_PCICR OCCR_PCI1CR |
4e8b750c5 cosmetic, powerpc... |
906 907 |
/* * SCCR - System Clock Control Register |
e080313c3 mpc83xx: streamli... |
908 909 910 911 912 913 914 915 916 917 |
*/ #define SCCR_ENCCM 0x03000000 #define SCCR_ENCCM_SHIFT 24 #define SCCR_ENCCM_0 0x00000000 #define SCCR_ENCCM_1 0x01000000 #define SCCR_ENCCM_2 0x02000000 #define SCCR_ENCCM_3 0x03000000 #define SCCR_PCICM 0x00010000 #define SCCR_PCICM_SHIFT 16 |
2c7920afa 83xx: Replace CON... |
918 |
#if defined(CONFIG_MPC834x) |
03051c3d3 mpc83xx: Add the ... |
919 |
/* SCCR bits - MPC834x specific */ |
e080313c3 mpc83xx: streamli... |
920 921 922 923 924 925 926 927 928 929 930 931 932 |
#define SCCR_TSEC1CM 0xc0000000 #define SCCR_TSEC1CM_SHIFT 30 #define SCCR_TSEC1CM_0 0x00000000 #define SCCR_TSEC1CM_1 0x40000000 #define SCCR_TSEC1CM_2 0x80000000 #define SCCR_TSEC1CM_3 0xC0000000 #define SCCR_TSEC2CM 0x30000000 #define SCCR_TSEC2CM_SHIFT 28 #define SCCR_TSEC2CM_0 0x00000000 #define SCCR_TSEC2CM_1 0x10000000 #define SCCR_TSEC2CM_2 0x20000000 #define SCCR_TSEC2CM_3 0x30000000 |
d87c57b20 mpc83xx: Add regi... |
933 |
|
03051c3d3 mpc83xx: Add the ... |
934 935 936 937 938 939 940 941 942 943 944 |
/* The MPH must have the same clock ratio as DR, unless its clock disabled */ #define SCCR_USBMPHCM 0x00c00000 #define SCCR_USBMPHCM_SHIFT 22 #define SCCR_USBDRCM 0x00300000 #define SCCR_USBDRCM_SHIFT 20 #define SCCR_USBCM 0x00f00000 #define SCCR_USBCM_SHIFT 20 #define SCCR_USBCM_0 0x00000000 #define SCCR_USBCM_1 0x00500000 #define SCCR_USBCM_2 0x00A00000 #define SCCR_USBCM_3 0x00F00000 |
555da6170 mpc83xx: Add the ... |
945 |
#elif defined(CONFIG_MPC8313) |
a8cb43a89 mpc83xx: Fix the ... |
946 |
/* TSEC1 bits are for TSEC2 as well */ |
d87c57b20 mpc83xx: Add regi... |
947 948 |
#define SCCR_TSEC1CM 0xc0000000 #define SCCR_TSEC1CM_SHIFT 30 |
9e8964788 mpc83xx: add supp... |
949 |
#define SCCR_TSEC1CM_0 0x00000000 |
d87c57b20 mpc83xx: Add regi... |
950 951 952 953 954 |
#define SCCR_TSEC1CM_1 0x40000000 #define SCCR_TSEC1CM_2 0x80000000 #define SCCR_TSEC1CM_3 0xC0000000 #define SCCR_TSEC1ON 0x20000000 |
df33f6b4d Update SCCR progr... |
955 |
#define SCCR_TSEC1ON_SHIFT 29 |
d87c57b20 mpc83xx: Add regi... |
956 |
#define SCCR_TSEC2ON 0x10000000 |
df33f6b4d Update SCCR progr... |
957 |
#define SCCR_TSEC2ON_SHIFT 28 |
d87c57b20 mpc83xx: Add regi... |
958 |
|
e080313c3 mpc83xx: streamli... |
959 960 |
#define SCCR_USBDRCM 0x00300000 #define SCCR_USBDRCM_SHIFT 20 |
03051c3d3 mpc83xx: Add the ... |
961 962 963 964 |
#define SCCR_USBDRCM_0 0x00000000 #define SCCR_USBDRCM_1 0x00100000 #define SCCR_USBDRCM_2 0x00200000 #define SCCR_USBDRCM_3 0x00300000 |
e080313c3 mpc83xx: streamli... |
965 |
|
7c619ddce mpc8308: support ... |
966 967 |
#elif defined(CONFIG_MPC8308) || defined(CONFIG_MPC8315) /* SCCR bits - MPC8315/MPC8308 specific */ |
555da6170 mpc83xx: Add the ... |
968 969 970 971 972 973 974 975 976 977 978 979 980 |
#define SCCR_TSEC1CM 0xc0000000 #define SCCR_TSEC1CM_SHIFT 30 #define SCCR_TSEC1CM_0 0x00000000 #define SCCR_TSEC1CM_1 0x40000000 #define SCCR_TSEC1CM_2 0x80000000 #define SCCR_TSEC1CM_3 0xC0000000 #define SCCR_TSEC2CM 0x30000000 #define SCCR_TSEC2CM_SHIFT 28 #define SCCR_TSEC2CM_0 0x00000000 #define SCCR_TSEC2CM_1 0x10000000 #define SCCR_TSEC2CM_2 0x20000000 #define SCCR_TSEC2CM_3 0x30000000 |
7c619ddce mpc8308: support ... |
981 982 983 984 985 986 |
#define SCCR_SDHCCM 0x0c000000 #define SCCR_SDHCCM_SHIFT 26 #define SCCR_SDHCCM_0 0x00000000 #define SCCR_SDHCCM_1 0x04000000 #define SCCR_SDHCCM_2 0x08000000 #define SCCR_SDHCCM_3 0x0c000000 |
6f3931a2b mpc83xx: Fix the ... |
987 988 |
#define SCCR_USBDRCM 0x00c00000 #define SCCR_USBDRCM_SHIFT 22 |
555da6170 mpc83xx: Add the ... |
989 |
#define SCCR_USBDRCM_0 0x00000000 |
6f3931a2b mpc83xx: Fix the ... |
990 991 992 |
#define SCCR_USBDRCM_1 0x00400000 #define SCCR_USBDRCM_2 0x00800000 #define SCCR_USBDRCM_3 0x00c00000 |
555da6170 mpc83xx: Add the ... |
993 |
|
6f3931a2b mpc83xx: Fix the ... |
994 995 996 997 |
#define SCCR_SATA1CM 0x00003000 #define SCCR_SATA1CM_SHIFT 12 #define SCCR_SATACM 0x00003c00 #define SCCR_SATACM_SHIFT 10 |
555da6170 mpc83xx: Add the ... |
998 |
#define SCCR_SATACM_0 0x00000000 |
6f3931a2b mpc83xx: Fix the ... |
999 1000 1001 |
#define SCCR_SATACM_1 0x00001400 #define SCCR_SATACM_2 0x00002800 #define SCCR_SATACM_3 0x00003c00 |
555da6170 mpc83xx: Add the ... |
1002 |
|
6f3931a2b mpc83xx: Fix the ... |
1003 1004 |
#define SCCR_TDMCM 0x00000030 #define SCCR_TDMCM_SHIFT 4 |
555da6170 mpc83xx: Add the ... |
1005 |
#define SCCR_TDMCM_0 0x00000000 |
6f3931a2b mpc83xx: Fix the ... |
1006 1007 1008 |
#define SCCR_TDMCM_1 0x00000010 #define SCCR_TDMCM_2 0x00000020 #define SCCR_TDMCM_3 0x00000030 |
555da6170 mpc83xx: Add the ... |
1009 |
|
2c7920afa 83xx: Replace CON... |
1010 |
#elif defined(CONFIG_MPC837x) |
03051c3d3 mpc83xx: Add the ... |
1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 |
/* SCCR bits - MPC837x specific */ #define SCCR_TSEC1CM 0xc0000000 #define SCCR_TSEC1CM_SHIFT 30 #define SCCR_TSEC1CM_0 0x00000000 #define SCCR_TSEC1CM_1 0x40000000 #define SCCR_TSEC1CM_2 0x80000000 #define SCCR_TSEC1CM_3 0xC0000000 #define SCCR_TSEC2CM 0x30000000 #define SCCR_TSEC2CM_SHIFT 28 #define SCCR_TSEC2CM_0 0x00000000 #define SCCR_TSEC2CM_1 0x10000000 #define SCCR_TSEC2CM_2 0x20000000 #define SCCR_TSEC2CM_3 0x30000000 #define SCCR_SDHCCM 0x0c000000 #define SCCR_SDHCCM_SHIFT 26 #define SCCR_SDHCCM_0 0x00000000 #define SCCR_SDHCCM_1 0x04000000 #define SCCR_SDHCCM_2 0x08000000 #define SCCR_SDHCCM_3 0x0c000000 #define SCCR_USBDRCM 0x00c00000 #define SCCR_USBDRCM_SHIFT 22 #define SCCR_USBDRCM_0 0x00000000 #define SCCR_USBDRCM_1 0x00400000 #define SCCR_USBDRCM_2 0x00800000 #define SCCR_USBDRCM_3 0x00c00000 |
fd6646c0b mpc83xx: Add supp... |
1039 1040 1041 1042 1043 1044 1045 1046 1047 |
/* All of the four SATA controllers must have the same clock ratio */ #define SCCR_SATA1CM 0x000000c0 #define SCCR_SATA1CM_SHIFT 6 #define SCCR_SATACM 0x000000ff #define SCCR_SATACM_SHIFT 0 #define SCCR_SATACM_0 0x00000000 #define SCCR_SATACM_1 0x00000055 #define SCCR_SATACM_2 0x000000aa #define SCCR_SATACM_3 0x000000ff |
a88731a6c mpc83xx: add supp... |
1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 |
#elif defined(CONFIG_MPC8309) /* SCCR bits - MPC8309 specific */ #define SCCR_SDHCCM 0x0c000000 #define SCCR_SDHCCM_SHIFT 26 #define SCCR_SDHCCM_0 0x00000000 #define SCCR_SDHCCM_1 0x04000000 #define SCCR_SDHCCM_2 0x08000000 #define SCCR_SDHCCM_3 0x0c000000 #define SCCR_USBDRCM 0x00c00000 #define SCCR_USBDRCM_SHIFT 22 #define SCCR_USBDRCM_0 0x00000000 #define SCCR_USBDRCM_1 0x00400000 #define SCCR_USBDRCM_2 0x00800000 #define SCCR_USBDRCM_3 0x00c00000 |
fd6646c0b mpc83xx: Add supp... |
1063 |
#endif |
03051c3d3 mpc83xx: Add the ... |
1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 |
#define SCCR_PCIEXP1CM 0x00300000 #define SCCR_PCIEXP1CM_SHIFT 20 #define SCCR_PCIEXP1CM_0 0x00000000 #define SCCR_PCIEXP1CM_1 0x00100000 #define SCCR_PCIEXP1CM_2 0x00200000 #define SCCR_PCIEXP1CM_3 0x00300000 #define SCCR_PCIEXP2CM 0x000c0000 #define SCCR_PCIEXP2CM_SHIFT 18 #define SCCR_PCIEXP2CM_0 0x00000000 #define SCCR_PCIEXP2CM_1 0x00040000 #define SCCR_PCIEXP2CM_2 0x00080000 #define SCCR_PCIEXP2CM_3 0x000c0000 |
4e8b750c5 cosmetic, powerpc... |
1077 1078 |
/* * CSn_BDNS - Chip Select memory Bounds Register |
e080313c3 mpc83xx: streamli... |
1079 1080 1081 1082 1083 |
*/ #define CSBNDS_SA 0x00FF0000 #define CSBNDS_SA_SHIFT 8 #define CSBNDS_EA 0x000000FF #define CSBNDS_EA_SHIFT 24 |
4e8b750c5 cosmetic, powerpc... |
1084 1085 |
/* * CSn_CONFIG - Chip Select Configuration Register |
e080313c3 mpc83xx: streamli... |
1086 1087 1088 |
*/ #define CSCONFIG_EN 0x80000000 #define CSCONFIG_AP 0x00800000 |
8afad91f1 cleanup: introduc... |
1089 |
#if defined(CONFIG_MPC830x) || defined(CONFIG_MPC831x) |
2fef40209 mpc83xx: Cleanup ... |
1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 |
#define CSCONFIG_ODT_RD_NEVER 0x00000000 #define CSCONFIG_ODT_RD_ONLY_CURRENT 0x00100000 #define CSCONFIG_ODT_RD_ONLY_OTHER_CS 0x00200000 #define CSCONFIG_ODT_RD_ALL 0x00400000 #define CSCONFIG_ODT_WR_NEVER 0x00000000 #define CSCONFIG_ODT_WR_ONLY_CURRENT 0x00010000 #define CSCONFIG_ODT_WR_ONLY_OTHER_CS 0x00020000 #define CSCONFIG_ODT_WR_ALL 0x00040000 #elif defined(CONFIG_MPC832x) #define CSCONFIG_ODT_RD_CFG 0x00400000 |
6d2c26ac8 mpc83xx: add miss... |
1100 |
#define CSCONFIG_ODT_WR_CFG 0x00040000 |
2fef40209 mpc83xx: Cleanup ... |
1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 |
#elif defined(CONFIG_MPC8360) || defined(CONFIG_MPC837x) #define CSCONFIG_ODT_RD_NEVER 0x00000000 #define CSCONFIG_ODT_RD_ONLY_CURRENT 0x00100000 #define CSCONFIG_ODT_RD_ONLY_OTHER_CS 0x00200000 #define CSCONFIG_ODT_RD_ONLY_OTHER_DIMM 0x00300000 #define CSCONFIG_ODT_RD_ALL 0x00400000 #define CSCONFIG_ODT_WR_NEVER 0x00000000 #define CSCONFIG_ODT_WR_ONLY_CURRENT 0x00010000 #define CSCONFIG_ODT_WR_ONLY_OTHER_CS 0x00020000 #define CSCONFIG_ODT_WR_ONLY_OTHER_DIMM 0x00030000 #define CSCONFIG_ODT_WR_ALL 0x00040000 |
6d2c26ac8 mpc83xx: add miss... |
1112 |
#endif |
d82b4fc0c Add missing CSCON... |
1113 |
#define CSCONFIG_BANK_BIT_3 0x00004000 |
e080313c3 mpc83xx: streamli... |
1114 1115 1116 1117 1118 1119 1120 1121 1122 |
#define CSCONFIG_ROW_BIT 0x00000700 #define CSCONFIG_ROW_BIT_12 0x00000000 #define CSCONFIG_ROW_BIT_13 0x00000100 #define CSCONFIG_ROW_BIT_14 0x00000200 #define CSCONFIG_COL_BIT 0x00000007 #define CSCONFIG_COL_BIT_8 0x00000000 #define CSCONFIG_COL_BIT_9 0x00000001 #define CSCONFIG_COL_BIT_10 0x00000002 #define CSCONFIG_COL_BIT_11 0x00000003 |
4e8b750c5 cosmetic, powerpc... |
1123 1124 |
/* * TIMING_CFG_0 - DDR SDRAM Timing Configuration 0 |
d87c57b20 mpc83xx: Add regi... |
1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 |
*/ #define TIMING_CFG0_RWT 0xC0000000 #define TIMING_CFG0_RWT_SHIFT 30 #define TIMING_CFG0_WRT 0x30000000 #define TIMING_CFG0_WRT_SHIFT 28 #define TIMING_CFG0_RRT 0x0C000000 #define TIMING_CFG0_RRT_SHIFT 26 #define TIMING_CFG0_WWT 0x03000000 #define TIMING_CFG0_WWT_SHIFT 24 #define TIMING_CFG0_ACT_PD_EXIT 0x00700000 #define TIMING_CFG0_ACT_PD_EXIT_SHIFT 20 #define TIMING_CFG0_PRE_PD_EXIT 0x00070000 #define TIMING_CFG0_PRE_PD_EXIT_SHIFT 16 #define TIMING_CFG0_ODT_PD_EXIT 0x00000F00 #define TIMING_CFG0_ODT_PD_EXIT_SHIFT 8 |
d892b2dbb mpc83xx: MPC8360E... |
1140 |
#define TIMING_CFG0_MRS_CYC 0x0000000F |
d87c57b20 mpc83xx: Add regi... |
1141 |
#define TIMING_CFG0_MRS_CYC_SHIFT 0 |
4e8b750c5 cosmetic, powerpc... |
1142 1143 |
/* * TIMING_CFG_1 - DDR SDRAM Timing Configuration 1 |
e080313c3 mpc83xx: streamli... |
1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 |
*/ #define TIMING_CFG1_PRETOACT 0x70000000 #define TIMING_CFG1_PRETOACT_SHIFT 28 #define TIMING_CFG1_ACTTOPRE 0x0F000000 #define TIMING_CFG1_ACTTOPRE_SHIFT 24 #define TIMING_CFG1_ACTTORW 0x00700000 #define TIMING_CFG1_ACTTORW_SHIFT 20 #define TIMING_CFG1_CASLAT 0x00070000 #define TIMING_CFG1_CASLAT_SHIFT 16 #define TIMING_CFG1_REFREC 0x0000F000 #define TIMING_CFG1_REFREC_SHIFT 12 #define TIMING_CFG1_WRREC 0x00000700 #define TIMING_CFG1_WRREC_SHIFT 8 #define TIMING_CFG1_ACTTOACT 0x00000070 #define TIMING_CFG1_ACTTOACT_SHIFT 4 #define TIMING_CFG1_WRTORD 0x00000007 #define TIMING_CFG1_WRTORD_SHIFT 0 #define TIMING_CFG1_CASLAT_20 0x00030000 /* CAS latency = 2.0 */ #define TIMING_CFG1_CASLAT_25 0x00040000 /* CAS latency = 2.5 */ |
facdad5f2 powerpc: 83xx: ad... |
1163 1164 1165 |
#define TIMING_CFG1_CASLAT_30 0x00050000 /* CAS latency = 3.0 */ #define TIMING_CFG1_CASLAT_35 0x00060000 /* CAS latency = 3.5 */ #define TIMING_CFG1_CASLAT_40 0x00070000 /* CAS latency = 4.0 */ |
2b68b2337 83xx: add missing... |
1166 1167 |
#define TIMING_CFG1_CASLAT_45 0x00080000 /* CAS latency = 4.5 */ #define TIMING_CFG1_CASLAT_50 0x00090000 /* CAS latency = 5.0 */ |
e080313c3 mpc83xx: streamli... |
1168 |
|
4e8b750c5 cosmetic, powerpc... |
1169 1170 |
/* * TIMING_CFG_2 - DDR SDRAM Timing Configuration 2 |
e080313c3 mpc83xx: streamli... |
1171 |
*/ |
8d172c0f0 mpc83xx: Add the ... |
1172 1173 |
#define TIMING_CFG2_CPO 0x0F800000 #define TIMING_CFG2_CPO_SHIFT 23 |
e080313c3 mpc83xx: streamli... |
1174 1175 1176 |
#define TIMING_CFG2_ACSM 0x00080000 #define TIMING_CFG2_WR_DATA_DELAY 0x00001C00 #define TIMING_CFG2_WR_DATA_DELAY_SHIFT 10 |
4e8b750c5 cosmetic, powerpc... |
1177 1178 |
/* default (= CASLAT + 1) */ #define TIMING_CFG2_CPO_DEF 0x00000000 |
e080313c3 mpc83xx: streamli... |
1179 |
|
d87c57b20 mpc83xx: Add regi... |
1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 |
#define TIMING_CFG2_ADD_LAT 0x70000000 #define TIMING_CFG2_ADD_LAT_SHIFT 28 #define TIMING_CFG2_WR_LAT_DELAY 0x00380000 #define TIMING_CFG2_WR_LAT_DELAY_SHIFT 19 #define TIMING_CFG2_RD_TO_PRE 0x0000E000 #define TIMING_CFG2_RD_TO_PRE_SHIFT 13 #define TIMING_CFG2_CKE_PLS 0x000001C0 #define TIMING_CFG2_CKE_PLS_SHIFT 6 #define TIMING_CFG2_FOUR_ACT 0x0000003F #define TIMING_CFG2_FOUR_ACT_SHIFT 0 |
4e8b750c5 cosmetic, powerpc... |
1190 |
/* |
f1ccd1067 powerpc, mpc83xx:... |
1191 1192 1193 1194 1195 1196 |
* TIMING_CFG_3 - DDR SDRAM Timing Configuration 3 */ #define TIMING_CFG3_EXT_REFREC 0x00070000 #define TIMING_CFG3_EXT_REFREC_SHIFT 16 /* |
4e8b750c5 cosmetic, powerpc... |
1197 |
* DDR_SDRAM_CFG - DDR SDRAM Control Configuration |
e080313c3 mpc83xx: streamli... |
1198 1199 1200 1201 1202 |
*/ #define SDRAM_CFG_MEM_EN 0x80000000 #define SDRAM_CFG_SREN 0x40000000 #define SDRAM_CFG_ECC_EN 0x20000000 #define SDRAM_CFG_RD_EN 0x10000000 |
bbea46f76 mpc83xx: implemen... |
1203 1204 1205 |
#define SDRAM_CFG_SDRAM_TYPE_DDR1 0x02000000 #define SDRAM_CFG_SDRAM_TYPE_DDR2 0x03000000 #define SDRAM_CFG_SDRAM_TYPE_MASK 0x07000000 |
e080313c3 mpc83xx: streamli... |
1206 1207 |
#define SDRAM_CFG_SDRAM_TYPE_SHIFT 24 #define SDRAM_CFG_DYN_PWR 0x00200000 |
2fef40209 mpc83xx: Cleanup ... |
1208 1209 1210 1211 1212 |
#if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) #define SDRAM_CFG_DBW_MASK 0x00180000 #define SDRAM_CFG_DBW_16 0x00100000 #define SDRAM_CFG_DBW_32 0x00080000 #else |
e080313c3 mpc83xx: streamli... |
1213 |
#define SDRAM_CFG_32_BE 0x00080000 |
2fef40209 mpc83xx: Cleanup ... |
1214 1215 |
#endif #if !defined(CONFIG_MPC8308) |
e080313c3 mpc83xx: streamli... |
1216 |
#define SDRAM_CFG_8_BE 0x00040000 |
2fef40209 mpc83xx: Cleanup ... |
1217 |
#endif |
e080313c3 mpc83xx: streamli... |
1218 1219 |
#define SDRAM_CFG_NCAP 0x00020000 #define SDRAM_CFG_2T_EN 0x00008000 |
a7b8126ec MPC83xx: add defi... |
1220 |
#define SDRAM_CFG_HSE 0x00000008 |
d87c57b20 mpc83xx: Add regi... |
1221 |
#define SDRAM_CFG_BI 0x00000001 |
e080313c3 mpc83xx: streamli... |
1222 |
|
4e8b750c5 cosmetic, powerpc... |
1223 1224 |
/* * DDR_SDRAM_MODE - DDR SDRAM Mode Register |
e080313c3 mpc83xx: streamli... |
1225 1226 1227 1228 1229 |
*/ #define SDRAM_MODE_ESD 0xFFFF0000 #define SDRAM_MODE_ESD_SHIFT 16 #define SDRAM_MODE_SD 0x0000FFFF #define SDRAM_MODE_SD_SHIFT 0 |
4e8b750c5 cosmetic, powerpc... |
1230 1231 1232 1233 |
/* select extended mode reg */ #define DDR_MODE_EXT_MODEREG 0x4000 /* operating mode, mask */ #define DDR_MODE_EXT_OPMODE 0x3FF8 |
e080313c3 mpc83xx: streamli... |
1234 |
#define DDR_MODE_EXT_OP_NORMAL 0x0000 /* normal operation */ |
4e8b750c5 cosmetic, powerpc... |
1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 |
/* QFC / compatibility, mask */ #define DDR_MODE_QFC 0x0004 /* compatible to older SDRAMs */ #define DDR_MODE_QFC_COMP 0x0000 /* weak drivers */ #define DDR_MODE_WEAK 0x0002 /* disable DLL */ #define DDR_MODE_DLL_DIS 0x0001 /* CAS latency, mask */ #define DDR_MODE_CASLAT 0x0070 |
e080313c3 mpc83xx: streamli... |
1245 1246 1247 1248 |
#define DDR_MODE_CASLAT_15 0x0010 /* CAS latency 1.5 */ #define DDR_MODE_CASLAT_20 0x0020 /* CAS latency 2 */ #define DDR_MODE_CASLAT_25 0x0060 /* CAS latency 2.5 */ #define DDR_MODE_CASLAT_30 0x0030 /* CAS latency 3 */ |
4e8b750c5 cosmetic, powerpc... |
1249 1250 1251 1252 |
/* sequential burst */ #define DDR_MODE_BTYPE_SEQ 0x0000 /* interleaved burst */ #define DDR_MODE_BTYPE_ILVD 0x0008 |
e080313c3 mpc83xx: streamli... |
1253 1254 |
#define DDR_MODE_BLEN_2 0x0001 /* burst length 2 */ #define DDR_MODE_BLEN_4 0x0002 /* burst length 4 */ |
4e8b750c5 cosmetic, powerpc... |
1255 1256 1257 1258 1259 1260 |
/* exact value for 7.8125us */ #define DDR_REFINT_166MHZ_7US 1302 /* use 256 cycles as a starting point */ #define DDR_BSTOPRE 256 /* select mode register */ #define DDR_MODE_MODEREG 0x0000 |
e080313c3 mpc83xx: streamli... |
1261 |
|
4e8b750c5 cosmetic, powerpc... |
1262 1263 |
/* * DDR_SDRAM_INTERVAL - DDR SDRAM Interval Register |
e080313c3 mpc83xx: streamli... |
1264 1265 1266 1267 1268 |
*/ #define SDRAM_INTERVAL_REFINT 0x3FFF0000 #define SDRAM_INTERVAL_REFINT_SHIFT 16 #define SDRAM_INTERVAL_BSTOPRE 0x00003FFF #define SDRAM_INTERVAL_BSTOPRE_SHIFT 0 |
4e8b750c5 cosmetic, powerpc... |
1269 1270 |
/* * DDR_SDRAM_CLK_CNTL - DDR SDRAM Clock Control Register |
e080313c3 mpc83xx: streamli... |
1271 1272 1273 1274 1275 1276 |
*/ #define DDR_SDRAM_CLK_CNTL_SS_EN 0x80000000 #define DDR_SDRAM_CLK_CNTL_CLK_ADJUST_025 0x01000000 #define DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05 0x02000000 #define DDR_SDRAM_CLK_CNTL_CLK_ADJUST_075 0x03000000 #define DDR_SDRAM_CLK_CNTL_CLK_ADJUST_1 0x04000000 |
4e8b750c5 cosmetic, powerpc... |
1277 1278 |
/* * ECC_ERR_INJECT - Memory data path error injection mask ECC |
e080313c3 mpc83xx: streamli... |
1279 |
*/ |
4e8b750c5 cosmetic, powerpc... |
1280 1281 1282 1283 1284 1285 |
/* ECC Mirror Byte */ #define ECC_ERR_INJECT_EMB (0x80000000 >> 22) /* Error Injection Enable */ #define ECC_ERR_INJECT_EIEN (0x80000000 >> 23) /* ECC Erroe Injection Enable */ #define ECC_ERR_INJECT_EEIM (0xff000000 >> 24) |
e080313c3 mpc83xx: streamli... |
1286 |
#define ECC_ERR_INJECT_EEIM_SHIFT 0 |
4e8b750c5 cosmetic, powerpc... |
1287 1288 |
/* * CAPTURE_ECC - Memory data path read capture ECC |
e080313c3 mpc83xx: streamli... |
1289 |
*/ |
4e8b750c5 cosmetic, powerpc... |
1290 |
#define CAPTURE_ECC_ECE (0xff000000 >> 24) |
e080313c3 mpc83xx: streamli... |
1291 |
#define CAPTURE_ECC_ECE_SHIFT 0 |
4e8b750c5 cosmetic, powerpc... |
1292 1293 |
/* * ERR_DETECT - Memory error detect |
e080313c3 mpc83xx: streamli... |
1294 |
*/ |
4e8b750c5 cosmetic, powerpc... |
1295 1296 1297 1298 1299 1300 1301 1302 |
/* Multiple Memory Errors */ #define ECC_ERROR_DETECT_MME (0x80000000 >> 0) /* Multiple-Bit Error */ #define ECC_ERROR_DETECT_MBE (0x80000000 >> 28) /* Single-Bit ECC Error Pickup */ #define ECC_ERROR_DETECT_SBE (0x80000000 >> 29) /* Memory Select Error */ #define ECC_ERROR_DETECT_MSE (0x80000000 >> 31) |
e080313c3 mpc83xx: streamli... |
1303 |
|
4e8b750c5 cosmetic, powerpc... |
1304 1305 |
/* * ERR_DISABLE - Memory error disable |
e080313c3 mpc83xx: streamli... |
1306 |
*/ |
4e8b750c5 cosmetic, powerpc... |
1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 |
/* Multiple-Bit ECC Error Disable */ #define ECC_ERROR_DISABLE_MBED (0x80000000 >> 28) /* Sinle-Bit ECC Error disable */ #define ECC_ERROR_DISABLE_SBED (0x80000000 >> 29) /* Memory Select Error Disable */ #define ECC_ERROR_DISABLE_MSED (0x80000000 >> 31) #define ECC_ERROR_ENABLE (~(ECC_ERROR_DISABLE_MSED | \ ECC_ERROR_DISABLE_SBED | \ ECC_ERROR_DISABLE_MBED)) /* * ERR_INT_EN - Memory error interrupt enable |
e080313c3 mpc83xx: streamli... |
1319 |
*/ |
4e8b750c5 cosmetic, powerpc... |
1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 |
/* Multiple-Bit ECC Error Interrupt Enable */ #define ECC_ERR_INT_EN_MBEE (0x80000000 >> 28) /* Single-Bit ECC Error Interrupt Enable */ #define ECC_ERR_INT_EN_SBEE (0x80000000 >> 29) /* Memory Select Error Interrupt Enable */ #define ECC_ERR_INT_EN_MSEE (0x80000000 >> 31) #define ECC_ERR_INT_DISABLE (~(ECC_ERR_INT_EN_MBEE | \ ECC_ERR_INT_EN_SBEE | \ ECC_ERR_INT_EN_MSEE)) /* * CAPTURE_ATTRIBUTES - Memory error attributes capture |
e080313c3 mpc83xx: streamli... |
1332 |
*/ |
4e8b750c5 cosmetic, powerpc... |
1333 1334 |
/* Data Beat Num */ #define ECC_CAPT_ATTR_BNUM (0xe0000000 >> 1) |
e080313c3 mpc83xx: streamli... |
1335 |
#define ECC_CAPT_ATTR_BNUM_SHIFT 28 |
4e8b750c5 cosmetic, powerpc... |
1336 1337 |
/* Transaction Size */ #define ECC_CAPT_ATTR_TSIZ (0xc0000000 >> 6) |
e080313c3 mpc83xx: streamli... |
1338 1339 1340 1341 1342 |
#define ECC_CAPT_ATTR_TSIZ_FOUR_DW 0 #define ECC_CAPT_ATTR_TSIZ_ONE_DW 1 #define ECC_CAPT_ATTR_TSIZ_TWO_DW 2 #define ECC_CAPT_ATTR_TSIZ_THREE_DW 3 #define ECC_CAPT_ATTR_TSIZ_SHIFT 24 |
4e8b750c5 cosmetic, powerpc... |
1343 1344 |
/* Transaction Source */ #define ECC_CAPT_ATTR_TSRC (0xf8000000 >> 11) |
e080313c3 mpc83xx: streamli... |
1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 |
#define ECC_CAPT_ATTR_TSRC_E300_CORE_DT 0x0 #define ECC_CAPT_ATTR_TSRC_E300_CORE_IF 0x2 #define ECC_CAPT_ATTR_TSRC_TSEC1 0x4 #define ECC_CAPT_ATTR_TSRC_TSEC2 0x5 #define ECC_CAPT_ATTR_TSRC_USB (0x06|0x07) #define ECC_CAPT_ATTR_TSRC_ENCRYPT 0x8 #define ECC_CAPT_ATTR_TSRC_I2C 0x9 #define ECC_CAPT_ATTR_TSRC_JTAG 0xA #define ECC_CAPT_ATTR_TSRC_PCI1 0xD #define ECC_CAPT_ATTR_TSRC_PCI2 0xE #define ECC_CAPT_ATTR_TSRC_DMA 0xF #define ECC_CAPT_ATTR_TSRC_SHIFT 16 |
4e8b750c5 cosmetic, powerpc... |
1357 1358 |
/* Transaction Type */ #define ECC_CAPT_ATTR_TTYP (0xe0000000 >> 18) |
e080313c3 mpc83xx: streamli... |
1359 1360 1361 1362 |
#define ECC_CAPT_ATTR_TTYP_WRITE 0x1 #define ECC_CAPT_ATTR_TTYP_READ 0x2 #define ECC_CAPT_ATTR_TTYP_R_M_W 0x3 #define ECC_CAPT_ATTR_TTYP_SHIFT 12 |
4e8b750c5 cosmetic, powerpc... |
1363 |
#define ECC_CAPT_ATTR_VLD (0x80000000 >> 31) /* Valid */ |
e080313c3 mpc83xx: streamli... |
1364 |
|
4e8b750c5 cosmetic, powerpc... |
1365 1366 |
/* * ERR_SBE - Single bit ECC memory error management |
e080313c3 mpc83xx: streamli... |
1367 |
*/ |
4e8b750c5 cosmetic, powerpc... |
1368 1369 |
/* Single-Bit Error Threshold 0..255 */ #define ECC_ERROR_MAN_SBET (0xff000000 >> 8) |
e080313c3 mpc83xx: streamli... |
1370 |
#define ECC_ERROR_MAN_SBET_SHIFT 16 |
4e8b750c5 cosmetic, powerpc... |
1371 1372 |
/* Single Bit Error Counter 0..255 */ #define ECC_ERROR_MAN_SBEC (0xff000000 >> 24) |
e080313c3 mpc83xx: streamli... |
1373 |
#define ECC_ERROR_MAN_SBEC_SHIFT 0 |
4e8b750c5 cosmetic, powerpc... |
1374 1375 |
/* * CONFIG_ADDRESS - PCI Config Address Register |
e080313c3 mpc83xx: streamli... |
1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 |
*/ #define PCI_CONFIG_ADDRESS_EN 0x80000000 #define PCI_CONFIG_ADDRESS_BN_SHIFT 16 #define PCI_CONFIG_ADDRESS_BN_MASK 0x00ff0000 #define PCI_CONFIG_ADDRESS_DN_SHIFT 11 #define PCI_CONFIG_ADDRESS_DN_MASK 0x0000f800 #define PCI_CONFIG_ADDRESS_FN_SHIFT 8 #define PCI_CONFIG_ADDRESS_FN_MASK 0x00000700 #define PCI_CONFIG_ADDRESS_RN_SHIFT 0 #define PCI_CONFIG_ADDRESS_RN_MASK 0x000000fc |
4e8b750c5 cosmetic, powerpc... |
1386 1387 |
/* * POTAR - PCI Outbound Translation Address Register |
e080313c3 mpc83xx: streamli... |
1388 1389 |
*/ #define POTAR_TA_MASK 0x000fffff |
4e8b750c5 cosmetic, powerpc... |
1390 1391 |
/* * POBAR - PCI Outbound Base Address Register |
e080313c3 mpc83xx: streamli... |
1392 1393 |
*/ #define POBAR_BA_MASK 0x000fffff |
4e8b750c5 cosmetic, powerpc... |
1394 1395 |
/* * POCMR - PCI Outbound Comparision Mask Register |
e080313c3 mpc83xx: streamli... |
1396 1397 |
*/ #define POCMR_EN 0x80000000 |
4e8b750c5 cosmetic, powerpc... |
1398 1399 |
/* 0-memory space 1-I/O space */ #define POCMR_IO 0x40000000 |
e080313c3 mpc83xx: streamli... |
1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 |
#define POCMR_SE 0x20000000 /* streaming enable */ #define POCMR_DST 0x10000000 /* 0-PCI1 1-PCI2 */ #define POCMR_CM_MASK 0x000fffff #define POCMR_CM_4G 0x00000000 #define POCMR_CM_2G 0x00080000 #define POCMR_CM_1G 0x000C0000 #define POCMR_CM_512M 0x000E0000 #define POCMR_CM_256M 0x000F0000 #define POCMR_CM_128M 0x000F8000 #define POCMR_CM_64M 0x000FC000 #define POCMR_CM_32M 0x000FE000 #define POCMR_CM_16M 0x000FF000 #define POCMR_CM_8M 0x000FF800 #define POCMR_CM_4M 0x000FFC00 #define POCMR_CM_2M 0x000FFE00 #define POCMR_CM_1M 0x000FFF00 #define POCMR_CM_512K 0x000FFF80 #define POCMR_CM_256K 0x000FFFC0 #define POCMR_CM_128K 0x000FFFE0 #define POCMR_CM_64K 0x000FFFF0 #define POCMR_CM_32K 0x000FFFF8 #define POCMR_CM_16K 0x000FFFFC #define POCMR_CM_8K 0x000FFFFE #define POCMR_CM_4K 0x000FFFFF |
4e8b750c5 cosmetic, powerpc... |
1424 1425 |
/* * PITAR - PCI Inbound Translation Address Register |
e080313c3 mpc83xx: streamli... |
1426 1427 |
*/ #define PITAR_TA_MASK 0x000fffff |
4e8b750c5 cosmetic, powerpc... |
1428 1429 |
/* * PIBAR - PCI Inbound Base/Extended Address Register |
e080313c3 mpc83xx: streamli... |
1430 1431 1432 |
*/ #define PIBAR_MASK 0xffffffff #define PIEBAR_EBA_MASK 0x000fffff |
4e8b750c5 cosmetic, powerpc... |
1433 1434 |
/* * PIWAR - PCI Inbound Windows Attributes Register |
e080313c3 mpc83xx: streamli... |
1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 |
*/ #define PIWAR_EN 0x80000000 #define PIWAR_PF 0x20000000 #define PIWAR_RTT_MASK 0x000f0000 #define PIWAR_RTT_NO_SNOOP 0x00040000 #define PIWAR_RTT_SNOOP 0x00050000 #define PIWAR_WTT_MASK 0x0000f000 #define PIWAR_WTT_NO_SNOOP 0x00004000 #define PIWAR_WTT_SNOOP 0x00005000 #define PIWAR_IWS_MASK 0x0000003F #define PIWAR_IWS_4K 0x0000000B #define PIWAR_IWS_8K 0x0000000C #define PIWAR_IWS_16K 0x0000000D #define PIWAR_IWS_32K 0x0000000E #define PIWAR_IWS_64K 0x0000000F #define PIWAR_IWS_128K 0x00000010 #define PIWAR_IWS_256K 0x00000011 #define PIWAR_IWS_512K 0x00000012 #define PIWAR_IWS_1M 0x00000013 #define PIWAR_IWS_2M 0x00000014 #define PIWAR_IWS_4M 0x00000015 #define PIWAR_IWS_8M 0x00000016 #define PIWAR_IWS_16M 0x00000017 #define PIWAR_IWS_32M 0x00000018 #define PIWAR_IWS_64M 0x00000019 #define PIWAR_IWS_128M 0x0000001A #define PIWAR_IWS_256M 0x0000001B #define PIWAR_IWS_512M 0x0000001C #define PIWAR_IWS_1G 0x0000001D #define PIWAR_IWS_2G 0x0000001E |
f6eda7f80 mpc83xx: Changed ... |
1465 |
|
4e8b750c5 cosmetic, powerpc... |
1466 1467 |
/* * PMCCR1 - PCI Configuration Register 1 |
d87c57b20 mpc83xx: Add regi... |
1468 1469 |
*/ #define PMCCR1_POWER_OFF 0x00000020 |
4e8b750c5 cosmetic, powerpc... |
1470 1471 |
/* * DDRCDR - DDR Control Driver Register |
d87c57b20 mpc83xx: Add regi... |
1472 |
*/ |
9e8964788 mpc83xx: add supp... |
1473 |
#define DDRCDR_DHC_EN 0x80000000 |
d87c57b20 mpc83xx: Add regi... |
1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 |
#define DDRCDR_EN 0x40000000 #define DDRCDR_PZ 0x3C000000 #define DDRCDR_PZ_MAXZ 0x00000000 #define DDRCDR_PZ_HIZ 0x20000000 #define DDRCDR_PZ_NOMZ 0x30000000 #define DDRCDR_PZ_LOZ 0x38000000 #define DDRCDR_PZ_MINZ 0x3C000000 #define DDRCDR_NZ 0x3C000000 #define DDRCDR_NZ_MAXZ 0x00000000 #define DDRCDR_NZ_HIZ 0x02000000 #define DDRCDR_NZ_NOMZ 0x03000000 #define DDRCDR_NZ_LOZ 0x03800000 #define DDRCDR_NZ_MINZ 0x03C00000 #define DDRCDR_ODT 0x00080000 #define DDRCDR_DDR_CFG 0x00040000 #define DDRCDR_M_ODR 0x00000002 #define DDRCDR_Q_DRN 0x00000001 |
4e8b750c5 cosmetic, powerpc... |
1491 1492 1493 |
/* * PCIE Bridge Register */ |
fd6646c0b mpc83xx: Add supp... |
1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 |
#define PEX_CSB_CTRL_OBPIOE 0x00000001 #define PEX_CSB_CTRL_IBPIOE 0x00000002 #define PEX_CSB_CTRL_WDMAE 0x00000004 #define PEX_CSB_CTRL_RDMAE 0x00000008 #define PEX_CSB_OBCTRL_PIOE 0x00000001 #define PEX_CSB_OBCTRL_MEMWE 0x00000002 #define PEX_CSB_OBCTRL_IOWE 0x00000004 #define PEX_CSB_OBCTRL_CFGWE 0x00000008 #define PEX_CSB_IBCTRL_PIOE 0x00000001 #define PEX_OWAR_EN 0x00000001 #define PEX_OWAR_TYPE_CFG 0x00000000 #define PEX_OWAR_TYPE_IO 0x00000002 #define PEX_OWAR_TYPE_MEM 0x00000004 #define PEX_OWAR_RLXO 0x00000008 #define PEX_OWAR_NANP 0x00000010 #define PEX_OWAR_SIZE 0xFFFFF000 #define PEX_IWAR_EN 0x00000001 #define PEX_IWAR_TYPE_INT 0x00000000 #define PEX_IWAR_TYPE_PF 0x00000004 #define PEX_IWAR_TYPE_NO_PF 0x00000006 #define PEX_IWAR_NSOV 0x00000008 #define PEX_IWAR_NSNP 0x00000010 #define PEX_IWAR_SIZE 0xFFFFF000 #define PEX_IWAR_SIZE_1M 0x000FF000 #define PEX_IWAR_SIZE_2M 0x001FF000 #define PEX_IWAR_SIZE_4M 0x003FF000 #define PEX_IWAR_SIZE_8M 0x007FF000 #define PEX_IWAR_SIZE_16M 0x00FFF000 #define PEX_IWAR_SIZE_32M 0x01FFF000 #define PEX_IWAR_SIZE_64M 0x03FFF000 #define PEX_IWAR_SIZE_128M 0x07FFF000 #define PEX_IWAR_SIZE_256M 0x0FFFF000 #define PEX_GCLK_RATIO 0x440 |
49ea3b6ea mpc83xx: Add gene... |
1532 1533 |
#ifndef __ASSEMBLY__ struct pci_region; |
6aa3d3bfa 83xx: Remove warm... |
1534 |
void mpc83xx_pci_init(int num_buses, struct pci_region **reg); |
75f35209f 83xx: PCI agent m... |
1535 |
void mpc83xx_pcislave_unlock(int bus); |
6aa3d3bfa 83xx: Remove warm... |
1536 |
void mpc83xx_pcie_init(int num_buses, struct pci_region **reg); |
49ea3b6ea mpc83xx: Add gene... |
1537 |
#endif |
f046ccd15 * Patch by Eran L... |
1538 |
#endif /* __MPC83XX_H__ */ |