Blame view
include/fsl_esdhc.h
6.61 KB
50586ef24 Add support for t... |
1 2 3 4 |
/* * FSL SD/MMC Defines *------------------------------------------------------------------- * |
32c8cfb23 fsl_esdhc: Deal w... |
5 |
* Copyright 2007-2008,2010-2011 Freescale Semiconductor, Inc |
50586ef24 Add support for t... |
6 |
* |
1a4596601 Add GPL-2.0+ SPDX... |
7 |
* SPDX-License-Identifier: GPL-2.0+ |
50586ef24 Add support for t... |
8 9 10 11 |
*/ #ifndef __FSL_ESDHC_H__ #define __FSL_ESDHC_H__ |
1221ce459 treewide: replace... |
12 |
#include <linux/errno.h> |
c67bee146 fsl_esdhc: add su... |
13 |
#include <asm/byteorder.h> |
b33433a63 fsl_esdhc: Add de... |
14 |
|
93bfd6167 mmc: Split mmc st... |
15 16 |
/* needed for the mmc_cfg definition */ #include <mmc.h> |
5a8dbdc6b mmc: fsl_esdhc: A... |
17 18 19 |
#ifdef CONFIG_FSL_ESDHC_ADAPTER_IDENT #include "../board/freescale/common/qixis.h" #endif |
50586ef24 Add support for t... |
20 21 22 23 |
/* FSL eSDHC-specific constants */ #define SYSCTL 0x0002e02c #define SYSCTL_INITA 0x08000000 #define SYSCTL_TIMEOUT_MASK 0x000f0000 |
1118cdbfe fsl_esdhc: fix wr... |
24 |
#define SYSCTL_CLOCK_MASK 0x0000fff0 |
f0b5f23f3 ARM: imx: fsl_esd... |
25 |
#if !defined(CONFIG_FSL_USDHC) |
c67bee146 fsl_esdhc: add su... |
26 |
#define SYSCTL_CKEN 0x00000008 |
50586ef24 Add support for t... |
27 28 29 |
#define SYSCTL_PEREN 0x00000004 #define SYSCTL_HCKEN 0x00000002 #define SYSCTL_IPGEN 0x00000001 |
f0b5f23f3 ARM: imx: fsl_esd... |
30 |
#endif |
48bb3bb5a fsl_esdhc: Add fu... |
31 |
#define SYSCTL_RSTA 0x01000000 |
7a5b80297 mmc: fsl_esdhc: P... |
32 33 |
#define SYSCTL_RSTC 0x02000000 #define SYSCTL_RSTD 0x04000000 |
50586ef24 Add support for t... |
34 |
|
f53225cce mmc: fsl: reset t... |
35 36 37 38 39 |
#define VENDORSPEC_CKEN 0x00004000 #define VENDORSPEC_PEREN 0x00002000 #define VENDORSPEC_HCKEN 0x00001000 #define VENDORSPEC_IPGEN 0x00000800 #define VENDORSPEC_INIT 0x20007809 |
50586ef24 Add support for t... |
40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 |
#define IRQSTAT 0x0002e030 #define IRQSTAT_DMAE (0x10000000) #define IRQSTAT_AC12E (0x01000000) #define IRQSTAT_DEBE (0x00400000) #define IRQSTAT_DCE (0x00200000) #define IRQSTAT_DTOE (0x00100000) #define IRQSTAT_CIE (0x00080000) #define IRQSTAT_CEBE (0x00040000) #define IRQSTAT_CCE (0x00020000) #define IRQSTAT_CTOE (0x00010000) #define IRQSTAT_CINT (0x00000100) #define IRQSTAT_CRM (0x00000080) #define IRQSTAT_CINS (0x00000040) #define IRQSTAT_BRR (0x00000020) #define IRQSTAT_BWR (0x00000010) #define IRQSTAT_DINT (0x00000008) #define IRQSTAT_BGE (0x00000004) #define IRQSTAT_TC (0x00000002) #define IRQSTAT_CC (0x00000001) #define CMD_ERR (IRQSTAT_CIE | IRQSTAT_CEBE | IRQSTAT_CCE) |
9b74dc56f fsl_esdhc: Fix DM... |
61 62 63 |
#define DATA_ERR (IRQSTAT_DEBE | IRQSTAT_DCE | IRQSTAT_DTOE | \ IRQSTAT_DMAE) #define DATA_COMPLETE (IRQSTAT_TC | IRQSTAT_DINT) |
50586ef24 Add support for t... |
64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 |
#define IRQSTATEN 0x0002e034 #define IRQSTATEN_DMAE (0x10000000) #define IRQSTATEN_AC12E (0x01000000) #define IRQSTATEN_DEBE (0x00400000) #define IRQSTATEN_DCE (0x00200000) #define IRQSTATEN_DTOE (0x00100000) #define IRQSTATEN_CIE (0x00080000) #define IRQSTATEN_CEBE (0x00040000) #define IRQSTATEN_CCE (0x00020000) #define IRQSTATEN_CTOE (0x00010000) #define IRQSTATEN_CINT (0x00000100) #define IRQSTATEN_CRM (0x00000080) #define IRQSTATEN_CINS (0x00000040) #define IRQSTATEN_BRR (0x00000020) #define IRQSTATEN_BWR (0x00000010) #define IRQSTATEN_DINT (0x00000008) #define IRQSTATEN_BGE (0x00000004) #define IRQSTATEN_TC (0x00000002) #define IRQSTATEN_CC (0x00000001) |
2d9ca2c72 mmc: fsl_esdhc: A... |
84 85 |
#define ESDHCCTL 0x0002e40c #define ESDHCCTL_PCS (0x00080000) |
50586ef24 Add support for t... |
86 |
#define PRSSTAT 0x0002e024 |
7a5b80297 mmc: fsl_esdhc: P... |
87 |
#define PRSSTAT_DAT0 (0x01000000) |
50586ef24 Add support for t... |
88 89 90 91 92 |
#define PRSSTAT_CLSL (0x00800000) #define PRSSTAT_WPSPL (0x00080000) #define PRSSTAT_CDPL (0x00040000) #define PRSSTAT_CINS (0x00010000) #define PRSSTAT_BREN (0x00000800) |
77c1458d1 ppc/85xx: PIO Sup... |
93 |
#define PRSSTAT_BWEN (0x00000400) |
2d9ca2c72 mmc: fsl_esdhc: A... |
94 |
#define PRSSTAT_SDSTB (0X00000008) |
50586ef24 Add support for t... |
95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 |
#define PRSSTAT_DLA (0x00000004) #define PRSSTAT_CICHB (0x00000002) #define PRSSTAT_CIDHB (0x00000001) #define PROCTL 0x0002e028 #define PROCTL_INIT 0x00000020 #define PROCTL_DTW_4 0x00000002 #define PROCTL_DTW_8 0x00000004 #define CMDARG 0x0002e008 #define XFERTYP 0x0002e00c #define XFERTYP_CMD(x) ((x & 0x3f) << 24) #define XFERTYP_CMDTYP_NORMAL 0x0 #define XFERTYP_CMDTYP_SUSPEND 0x00400000 #define XFERTYP_CMDTYP_RESUME 0x00800000 #define XFERTYP_CMDTYP_ABORT 0x00c00000 #define XFERTYP_DPSEL 0x00200000 #define XFERTYP_CICEN 0x00100000 #define XFERTYP_CCCEN 0x00080000 #define XFERTYP_RSPTYP_NONE 0 #define XFERTYP_RSPTYP_136 0x00010000 #define XFERTYP_RSPTYP_48 0x00020000 #define XFERTYP_RSPTYP_48_BUSY 0x00030000 #define XFERTYP_MSBSEL 0x00000020 #define XFERTYP_DTDSEL 0x00000010 |
0e1bf614d mmc: fsl_esdhc: A... |
121 |
#define XFERTYP_DDREN 0x00000008 |
50586ef24 Add support for t... |
122 123 124 125 126 |
#define XFERTYP_AC12EN 0x00000004 #define XFERTYP_BCEN 0x00000002 #define XFERTYP_DMAEN 0x00000001 #define CINS_TIMEOUT 1000 |
77c1458d1 ppc/85xx: PIO Sup... |
127 |
#define PIO_TIMEOUT 100000 |
50586ef24 Add support for t... |
128 129 130 131 132 133 134 135 136 137 138 139 |
#define DSADDR 0x2e004 #define CMDRSP0 0x2e010 #define CMDRSP1 0x2e014 #define CMDRSP2 0x2e018 #define CMDRSP3 0x2e01c #define DATPORT 0x2e020 #define WML 0x2e044 #define WML_WRITE 0x00010000 |
32c8cfb23 fsl_esdhc: Deal w... |
140 141 142 143 144 145 146 147 148 149 150 151 |
#ifdef CONFIG_FSL_SDHC_V2_3 #define WML_RD_WML_MAX 0x80 #define WML_WR_WML_MAX 0x80 #define WML_RD_WML_MAX_VAL 0x0 #define WML_WR_WML_MAX_VAL 0x0 #define WML_RD_WML_MASK 0x7f #define WML_WR_WML_MASK 0x7f0000 #else #define WML_RD_WML_MAX 0x10 #define WML_WR_WML_MAX 0x80 #define WML_RD_WML_MAX_VAL 0x10 #define WML_WR_WML_MAX_VAL 0x80 |
ab467c512 fsl_esdhc: Only m... |
152 153 |
#define WML_RD_WML_MASK 0xff #define WML_WR_WML_MASK 0xff0000 |
32c8cfb23 fsl_esdhc: Deal w... |
154 |
#endif |
50586ef24 Add support for t... |
155 156 157 158 159 160 161 162 163 164 165 166 |
#define BLKATTR 0x2e004 #define BLKATTR_CNT(x) ((x & 0xffff) << 16) #define BLKATTR_SIZE(x) (x & 0x1fff) #define MAX_BLK_CNT 0x7fff /* so malloc will have enough room with 32M */ #define ESDHC_HOSTCAPBLT_VS18 0x04000000 #define ESDHC_HOSTCAPBLT_VS30 0x02000000 #define ESDHC_HOSTCAPBLT_VS33 0x01000000 #define ESDHC_HOSTCAPBLT_SRS 0x00800000 #define ESDHC_HOSTCAPBLT_DMAS 0x00400000 #define ESDHC_HOSTCAPBLT_HSS 0x00200000 |
f022d36e8 mmc: fsl_esdhc: A... |
167 |
#define ESDHC_VENDORSPEC_VSELECT 0x00000002 /* Use 1.8V */ |
c67bee146 fsl_esdhc: add su... |
168 |
struct fsl_esdhc_cfg { |
5330c7d70 fsl: esdhc: conso... |
169 |
phys_addr_t esdhc_base; |
a2ac1b3a7 mxc: Fix SDHC mul... |
170 |
u32 sdhc_clk; |
aad4659a2 mmc: i.MX6: fsl_e... |
171 |
u8 max_bus_width; |
1483151e8 mmc: fsl: introdu... |
172 |
u8 wp_enable; |
d0366265f MLK-13440-1: fsl_... |
173 |
u8 vs18_enable; /*default use 1.8v if this var is not 0*/ |
93bfd6167 mmc: Split mmc st... |
174 |
struct mmc_config cfg; |
c67bee146 fsl_esdhc: add su... |
175 176 177 |
}; /* Select the correct accessors depending on endianess */ |
c82e9de40 esdhc: Add CONFIG... |
178 179 180 181 182 183 184 185 186 187 188 189 190 |
#if defined CONFIG_SYS_FSL_ESDHC_LE #define esdhc_read32 in_le32 #define esdhc_write32 out_le32 #define esdhc_clrsetbits32 clrsetbits_le32 #define esdhc_clrbits32 clrbits_le32 #define esdhc_setbits32 setbits_le32 #elif defined(CONFIG_SYS_FSL_ESDHC_BE) #define esdhc_read32 in_be32 #define esdhc_write32 out_be32 #define esdhc_clrsetbits32 clrsetbits_be32 #define esdhc_clrbits32 clrbits_be32 #define esdhc_setbits32 setbits_be32 #elif __BYTE_ORDER == __LITTLE_ENDIAN |
c67bee146 fsl_esdhc: add su... |
191 192 193 194 195 196 197 198 199 200 201 202 203 204 |
#define esdhc_read32 in_le32 #define esdhc_write32 out_le32 #define esdhc_clrsetbits32 clrsetbits_le32 #define esdhc_clrbits32 clrbits_le32 #define esdhc_setbits32 setbits_le32 #elif __BYTE_ORDER == __BIG_ENDIAN #define esdhc_read32 in_be32 #define esdhc_write32 out_be32 #define esdhc_clrsetbits32 clrsetbits_be32 #define esdhc_clrbits32 clrbits_be32 #define esdhc_setbits32 setbits_be32 #else #error "Endianess is not defined: please fix to continue" #endif |
b33433a63 fsl_esdhc: Add de... |
205 |
#ifdef CONFIG_FSL_ESDHC |
50586ef24 Add support for t... |
206 |
int fsl_esdhc_mmc_init(bd_t *bis); |
c67bee146 fsl_esdhc: add su... |
207 |
int fsl_esdhc_initialize(bd_t *bis, struct fsl_esdhc_cfg *cfg); |
b33433a63 fsl_esdhc: Add de... |
208 209 210 211 212 |
void fdt_fixup_esdhc(void *blob, bd_t *bd); #else static inline int fsl_esdhc_mmc_init(bd_t *bis) { return -ENOSYS; } static inline void fdt_fixup_esdhc(void *blob, bd_t *bd) {} #endif /* CONFIG_FSL_ESDHC */ |
bb0dc1084 powerpc: mpc85xx:... |
213 |
void __noreturn mmc_boot(void); |
1eaa742d8 driver: Add suppo... |
214 |
void mmc_spl_load_image(uint32_t offs, unsigned int size, void *vdst); |
50586ef24 Add support for t... |
215 216 |
#endif /* __FSL_ESDHC_H__ */ |