07 Jan, 2020
1 commit
-
Add u-boot,dm-pre-reloc for sysmgr and clkmgr nodes to use it in SPL.
In preparation to get base address from DT.Signed-off-by: Ley Foon Tan
Reviewed-by: Simon Goldschmidt
18 Apr, 2019
2 commits
-
To clean up reset handling for socfpga gen5, port the DDR driver to DM
using UCLASS_RAM and implement proper reset handling.This gets us rid of one ad-hoc call to socfpga_per_reset().
The gen5 driver is implemented in 2 distinct files. One of it (containing
the calibration training) is not touched much and is kept at using
hard coded addresses since the code grows even more otherwise.SPL is changed from calling hard into the DDR driver code to just
probing UCLASS_RESET and UCLASS_RAM. It is happy after finding a RAM
driver after that.Signed-off-by: Simon Goldschmidt
-
This is again a sync to linux-next + pending patches in Dinh's tree at
commit 1c909b2dfe6a ("ARM: dts: socfpga: update more missing reset
properties")'It adds missing peripheral reset properties to socfpga.dtsi and removes
U-Boot specific leftovers from socfpga_cyclone5_socrates.dts.Signed-off-by: Simon Goldschmidt
29 Nov, 2018
2 commits
-
Add -u-boot.dtsi files to keep the current U-Boot behaviour:
- add u-boot,dm-pre-reloc where required
- disable watchdog
- set uart clock frequency
- add gpio bank-name properties
where appropriate:
- make qspi work (add alias for spi0, fix compatible for flash)
- enable usb (status okay, add alias for udc0)Adapt board dts files that are not in Linux to keep their old
behaviour.Change licenses to SPDX.
(Patman warnings/errors are in 1:1 copied files from Linux)
Signed-off-by: Simon Goldschmidt
-
Linux uses "cdns,qspi-nor" as compatible string for the cadence
qspi driver, so change driver, docs and all device trees.Signed-off-by: Simon Goldschmidt
18 May, 2018
1 commit
-
Pull the serial port configuration from DT and use DM serial instead
of having the serial configuration in two places, DT and board config.Signed-off-by: Marek Vasut
Cc: Chin Liang See
Cc: Dinh Nguyen
07 May, 2018
1 commit
-
When U-Boot started using SPDX tags we were among the early adopters and
there weren't a lot of other examples to borrow from. So we picked the
area of the file that usually had a full license text and replaced it
with an appropriate SPDX-License-Identifier: entry. Since then, the
Linux Kernel has adopted SPDX tags and they place it as the very first
line in a file (except where shebangs are used, then it's second line)
and with slightly different comment styles than us.In part due to community overlap, in part due to better tag visibility
and in part for other minor reasons, switch over to that style.This commit changes all instances where we have a single declared
license in the tag as both the before and after are identical in tag
contents. There's also a few places where I found we did not have a tag
and have introduced one.Signed-off-by: Tom Rini
17 Apr, 2018
2 commits
-
Add reset dts property to the i2c nodes.
Signed-off-by: Dinh Nguyen
-
Add all the appropriate i2c alias in the base socfpga dtsi and enables
the i2c node on the DE0 NANO board.Signed-off-by: Dinh Nguyen
24 Jan, 2018
1 commit
-
Adopt the Linux DT bindings and clean-up duplicate
and unused values.Fix indentation of the QSPI node in the keystone k2g
device tree.Tested on TI K2G platform:
Tested-by: Vignesh RTested on a socfpga-cyclonev board:
Tested-by: Simon GoldschmidtSigned-off-by: Jason Rush
Reviewed-by: Jagan Teki
Acked-by: Simon Goldschmidt
Acked-by: Marek Vasut
23 Aug, 2015
2 commits
-
Add "bank-name" property to each GPIO bank to give it unique name.
The approach here is exactly the same as with the "regulator-name"
property for regulators.Signed-off-by: Marek Vasut
-
The socfpga_cyclone5.dtsi has an mmc0 node, socrates has mmc node.
This makes aliases not very usable, so make everything into mmc0.
Moreover, zap the useless mmc alias while at this.Signed-off-by: Marek Vasut
08 Aug, 2015
2 commits
-
Add alias for the SD/MMC controller, so it can be located by U-Boot OF support.
Signed-off-by: Marek Vasut
Cc: Dinh Nguyen -
The SPI aliases are completely wrong. First, they point to non-existing
/spi@.* nodes instead of the correct /soc/spi@.* nodes. Second, the use
ad-hoc string instead of a handle. Furthermore, they are copied multiple
times in each board DTS.So fix it such that we move these into socfpga.dtsi and make them use
the usual handles.Signed-off-by: Marek Vasut
Cc: Dinh Nguyen
03 Jul, 2015
1 commit
-
sram size could be different on different socs, e.g. on stv0991 it is 256 while
on altera platform it is 128. It is better to receive it from device tree.Signed-off-by: Vikas Manocha
Tested-by: Stefan Roese
Reviewed-by: Jagannadh Teki
07 Jan, 2015
1 commit
-
This optional DT property is called 'num-cs', so repair the misnomers.
Signed-off-by: Marek Vasut
Cc: Chin Liang See
Cc: Dinh Nguyen
Cc: Pavel Machek
Cc: Stefan Roese
Cc: Vince Bridgers
Acked-by: Pavel Machek
Reviewed-by: Jagannadha Sutradharudu Teki
06 Jan, 2015
1 commit
-
Linux now also contains SPI driver, yet the name is 'snps,dw-apb-ssi'.
Fix the naming before we have to support both names.Signed-off-by: Marek Vasut
Cc: Chin Liang See
Cc: Dinh Nguyen
Cc: Pavel Machek
Cc: Stefan Roese
Cc: Vince Bridgers
Reviewed-by: Stefan Roese
Acked-by: Pavel Machek
Reviewed-by: Jagannadha Sutradharudu Teki
06 Dec, 2014
3 commits
-
Signed-off-by: Stefan Roese
Cc: Chin Liang See
Cc: Dinh Nguyen
Cc: Vince Bridgers
Cc: Marek Vasut
Acked-by: Pavel Machek -
This DT node is taken from the Rocketboard.org Linux repsitory. And
is needed to enable (configure) the Cadence DM SPI driver.Signed-off-by: Stefan Roese
Cc: Chin Liang See
Cc: Dinh Nguyen
Cc: Vince Bridgers
Cc: Marek Vasut
Cc: Pavel Machek
Cc: Simon Glass
Cc: Jagannadha Sutradharudu Teki -
The socfpga dts files are copied from the Rocketboards.org repository.
In U-Boot we usually replace the full-blown license header text with
the SPDX license identifiers. Lets do this for these new dts files
as well.I just forgot to do this while adding the DT support for socfpga.
Signed-off-by: Stefan Roese
Cc: Marek Vasut
Acked-by: Pavel Machek
Cc: Chin Liang See
Cc: Dinh Nguyen
Cc: Vince Bridgers
07 Nov, 2014
1 commit
-
This patch includes the latest DT sources for socfpga from the current
Linux kernel. And enables CONFIG_OF_CONTROL for the new build target
"socfpga_socrates" (the EBV SoCrates board) to make use of this new DT
support.Until this patch, the only SoCFPGA U-Boot target in mainline is
"socfpga_cyclone5". This build target is not (yet) changed to support
DT. So nothing changes for this target. Even though the long-term
goal should be to move all SoCFPGA targets over to DT.One of the reasons to enable DT support in SoCFPGA is, that I need to
support multiple different SPI controllers for this platform. This is
the QSPI Cadence controller and the Designware SPI master controller.
Both are implemented in the SoCFPGA. And enabling both controllers is
only possible by using the new driver model (DM). The DM SPI code
only supports DT based probing. So it was easier to move SoCFPGA to
DT than to add the (deprecated) platform-data based probing to the
DM SPI suport.Note that the image with the dtb embedded is u-boot-dtb.img. This needs
to be used now for those DT enabled boards instead of u-boot.img.Signed-off-by: Stefan Roese
Cc: Marek Vasut
Cc: Chin Liang See
Cc: Dinh Nguyen
Cc: Vince Bridgers
Cc: Albert Aribaud
Cc: Pavel Machek
Cc: Simon Glass