11 Nov, 2014
1 commit
-
Changed the QSPI PAD setting, the previous output drive strength is too
strong.Signed-off-by: Allen Xu
(cherry picked from commit 9dfb4a5ee01740eadb751ca5c9edfbec6f5059e3)
24 Oct, 2014
1 commit
-
Since the qspi2_clk_root is the root clock of u_gpmi_bch_input_gpmi_io_clk,
before switching the parent of qspi2_clk_root, we must gate off it.Signed-off-by: Ye.Li
30 Sep, 2014
1 commit
-
enable ldo-bypass check on all mx6sxsabresd boards.
Signed-off-by: Robin Gong
26 Sep, 2014
1 commit
-
Add support for i.MX6SX 14x14 lpddr2 arm2 board, same
as 17x17 arm2 except lpddr2 instead of ddr3.Signed-off-by: Nitin Garg
26 Aug, 2014
1 commit
-
In ldo-bypass mode, we need trigger WDOG_B pin to reset pmic in ldo-bypass mode.
Signed-off-by: Robin Gong
30 Jun, 2014
1 commit
-
The kernel changes to fix the mmcblk index with USDHC controllers
as below:
mmcblk0 ---> USDHC1
mmcblk1 ---> USDHC2
mmcblk2 ---> USDHC3
mmcblk3 ---> USDHC4So in u-boot, the "mmcroot" must be updated together.
When booting from SD/MMC device, change the "mmcroot" to
dynamically set according to the boot USDHC controller.
It is the same mechanism as "mmcdev" used for kernel image loading.
Therefore, the uboot, kernel image, dtb and rootfs are required
in same SD/MMC card.
To disable the mmc dynamical detection, set the "mmcautodetect" to "no",
then "mmcroot" and "mmcdev" will not be overwritten.When booting from other devices which needs to load kernel, dtb and
rootfs from SD/MMC card, their "mmcdev" reset vaule is
CONFIG_SYS_MMC_ENV_DEV and "mmcroot" reset value is CONFIG_MMCROOT.Signed-off-by: Ye.Li
25 Jun, 2014
1 commit
-
The NOR flash PC28F00AG18 has 512 of 256KB erase blocks which are
locked after power on reset. Change the 17x17 ARM2 configurations
to match the flash parameters, and enable the CONFIG_SYS_FLASH_PROTECTION
to allow write to the flash.The EIM-NOR on 17x17 ARM2 board uses MUXed mode. This has less
effort on board rework.When boot from EIM-NOR, set SW8, SW7, SW5 to all off.
Signed-off-by: Ye.Li
20 Jun, 2014
1 commit
-
Currently, kernel common regulator framework can't support setting pmic mode
by common DTS, so move the related code to u-boot firstly.Signed-off-by: Robin Gong
17 Jun, 2014
2 commits
-
Enable the "CONFIG_CMD_BMODE" and add BSP support.
"bmode" supports to reboot:
SD4, QSPI2 (SABRESD)
SD2, SD3, eMMC, QSPI2, NAND, SPINOR (17x17 ARM2)
SD1, QSPI2, SPINOR, EIMNOR (19x19 ARM2)BTW: Board rework is needed on ARM2 for NAND, SPINOR or EIMNOR boot.
Signed-off-by: Ye.Li
-
Add BSP codes for iMX6SX 17x17 ARM2 board to support SD/MMC,
USB, QSPI2 NOR Flash, SPI NOR flash, NAND Flash, Ethernet, I2C
,PMIC and M4 command boot (bootaux).Some features has conflicts, so can't be enabled at same time:
QSPI NAND pin conflict
QSPI SPI-NOR u-boot driver conflict
SPI-NOR SD2 pin conflictAdd board build targets of 17x17 ARM2 for boot device:
mx6sx_17x17_arm2 --- SD/MMC/eMMC
mx6sx_17x17_arm2_spinor --- SPINOR on ECSPI4 CS0
mx6sx_17x17_arm2_nand --- NAND flash
mx6sx_17x17_arm2_qspi2 --- QuadSPI2 NOR flashSigned-off-by: Ye.Li