03 Feb, 2011
1 commit
-
Signed-off-by: Wolfgang Denk
20 Jan, 2011
2 commits
-
Added fsl_ddr_get_version() function to for DDR3 to poll DDRC IP version
(major, minor, errata) to determine if unique mode registers are available.
If true, always use unique mode registers. Dynamic ODT is enabled if needed.
The table is documented in doc/README.fsl-ddr. This function may also need
to be extend for future other platforms if such a feature exists.Enable address parity and RCW by default for RDIMMs.
Change default output driver impedance from 34 ohm to 40ohm. Make it 34ohm for
quad-rank RDIMMs.Use a formula to calculate rodt_on for timing_cfg_5.
Signed-off-by: York Sun
Signed-off-by: Kumar Gala -
Add fsl_ddr:ecc=on in hwconfig. If ECC is enabled in board configuration file,
ECC can be turned on/off by this switch. If this switch is omitted, it is ON by
default.Updated hwconfig calls to use local buffer.
Syntax is
hwconfig=fsl_ddr:ecc=onSigned-off-by: York Sun
Signed-off-by: Kumar Gala
20 Oct, 2010
1 commit
-
The memory test is performed after DDR initialization when U-boot stills runs
in flash and cache. On recent mpc85xx platforms, the total memory can be more
than 2GB. To cover whole memory, it needs be mapped 2GB at a time using a
sliding TLB window. After the testing, DDR is remapped with up to 2GB memory
from the lowest address as normal.If memory test fails, DDR DIMM SPD and DDR controller registers are dumped for
further debugging.Signed-off-by: York Sun
Signed-off-by: Kumar Gala
27 Jul, 2010
3 commits
-
For 85xx silicon which supports address hashing, it can be activated by
hwconfig.Signed-off-by: York Sun
-
Verified on MPC8641HPCN with four DDR2 dimms. Each dimm has dual
rank with 512MB each rank.Also check dimm size and rank size for memory controller interleaving
Signed-off-by: York Sun
-
Replace environmental variables memctl_intlv_ctl and ba_intlv_ctl with
hwconfig parameters. The syntax issetenv hwconfig "fsl_ddr:ctlr_intlv=,bank_intlv="
The mode values for memory controller interleaving are
cacheline
page
bank
superbankThe mode values for bank interleaving are
cs0_cs1
cs2_cs3
cs0_cs1_and_cs2_cs3
cs0_cs1_cs2_cs3Signed-off-by: York Sun
19 Oct, 2008
1 commit
-
* Check DDR interleaving mode from environment by reading memctl_intlv_ctl and
ba_intlv_ctl.
* Print DDR interleaving mode information
* Add doc/README.fsl-ddr to describe the interleaving settingSigned-off-by: Haiying Wang
