Blame view
include/fsl_ddr_sdram.h
11.1 KB
58e5e9aff FSL DDR: Rewrite ... |
1 |
/* |
3dbd5d7d7 powerpc/8xxx: Mov... |
2 |
* Copyright 2008-2011 Freescale Semiconductor, Inc. |
58e5e9aff FSL DDR: Rewrite ... |
3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 |
* * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * Version 2 as published by the Free Software Foundation. */ #ifndef FSL_DDR_MEMCTL_H #define FSL_DDR_MEMCTL_H /* * Pick a basic DDR Technology. */ #include <ddr_spd.h> #define SDRAM_TYPE_DDR1 2 #define SDRAM_TYPE_DDR2 3 #define SDRAM_TYPE_LPDDR1 6 #define SDRAM_TYPE_DDR3 7 |
c360ceac0 fsl-ddr: add the ... |
21 22 23 24 |
#define DDR_BL4 4 /* burst length 4 */ #define DDR_BC4 DDR_BL4 /* burst chop for ddr3 */ #define DDR_OTF 6 /* on-the-fly BC4 and BL8 */ #define DDR_BL8 8 /* burst length 8 */ |
e1fd16b6f mpc85xx: Enable u... |
25 |
#define DDR3_RTT_OFF 0 |
f8d05e5e5 fsl-ddr: add the ... |
26 27 28 29 30 |
#define DDR3_RTT_60_OHM 1 /* RTT_Nom = RZQ/4 */ #define DDR3_RTT_120_OHM 2 /* RTT_Nom = RZQ/2 */ #define DDR3_RTT_40_OHM 3 /* RTT_Nom = RZQ/6 */ #define DDR3_RTT_20_OHM 4 /* RTT_Nom = RZQ/12 */ #define DDR3_RTT_30_OHM 5 /* RTT_Nom = RZQ/8 */ |
4e57382fa powerpc/mpc8xxx: ... |
31 32 33 34 |
#define DDR2_RTT_OFF 0 #define DDR2_RTT_75_OHM 1 #define DDR2_RTT_150_OHM 2 #define DDR2_RTT_50_OHM 3 |
5614e71b4 Driver/DDR: Movin... |
35 |
#if defined(CONFIG_SYS_FSL_DDR1) |
58e5e9aff FSL DDR: Rewrite ... |
36 37 38 39 40 |
#define FSL_DDR_MIN_TCKE_PULSE_WIDTH_DDR (1) typedef ddr1_spd_eeprom_t generic_spd_eeprom_t; #ifndef CONFIG_FSL_SDRAM_TYPE #define CONFIG_FSL_SDRAM_TYPE SDRAM_TYPE_DDR1 #endif |
5614e71b4 Driver/DDR: Movin... |
41 |
#elif defined(CONFIG_SYS_FSL_DDR2) |
58e5e9aff FSL DDR: Rewrite ... |
42 43 44 45 46 |
#define FSL_DDR_MIN_TCKE_PULSE_WIDTH_DDR (3) typedef ddr2_spd_eeprom_t generic_spd_eeprom_t; #ifndef CONFIG_FSL_SDRAM_TYPE #define CONFIG_FSL_SDRAM_TYPE SDRAM_TYPE_DDR2 #endif |
5614e71b4 Driver/DDR: Movin... |
47 |
#elif defined(CONFIG_SYS_FSL_DDR3) |
58e5e9aff FSL DDR: Rewrite ... |
48 49 |
#define FSL_DDR_MIN_TCKE_PULSE_WIDTH_DDR (3) /* FIXME */ typedef ddr3_spd_eeprom_t generic_spd_eeprom_t; |
22ff3d013 fsl-ddr: clean up... |
50 51 |
#ifndef CONFIG_FSL_SDRAM_TYPE #define CONFIG_FSL_SDRAM_TYPE SDRAM_TYPE_DDR3 |
58e5e9aff FSL DDR: Rewrite ... |
52 |
#endif |
5614e71b4 Driver/DDR: Movin... |
53 |
#endif /* #if defined(CONFIG_SYS_FSL_DDR1) */ |
58e5e9aff FSL DDR: Rewrite ... |
54 |
|
e1fd16b6f mpc85xx: Enable u... |
55 56 57 58 59 60 61 62 |
#define FSL_DDR_ODT_NEVER 0x0 #define FSL_DDR_ODT_CS 0x1 #define FSL_DDR_ODT_ALL_OTHER_CS 0x2 #define FSL_DDR_ODT_OTHER_DIMM 0x3 #define FSL_DDR_ODT_ALL 0x4 #define FSL_DDR_ODT_SAME_DIMM 0x5 #define FSL_DDR_ODT_CS_AND_OTHER_DIMM 0x6 #define FSL_DDR_ODT_OTHER_CS_ONSAMEDIMM 0x7 |
dbbbb3abe Make DDR interlea... |
63 64 65 66 67 68 69 70 71 72 73 |
/* define bank(chip select) interleaving mode */ #define FSL_DDR_CS0_CS1 0x40 #define FSL_DDR_CS2_CS3 0x20 #define FSL_DDR_CS0_CS1_AND_CS2_CS3 (FSL_DDR_CS0_CS1 | FSL_DDR_CS2_CS3) #define FSL_DDR_CS0_CS1_CS2_CS3 (FSL_DDR_CS0_CS1_AND_CS2_CS3 | 0x04) /* define memory controller interleaving mode */ #define FSL_DDR_CACHE_LINE_INTERLEAVING 0x0 #define FSL_DDR_PAGE_INTERLEAVING 0x1 #define FSL_DDR_BANK_INTERLEAVING 0x2 #define FSL_DDR_SUPERBANK_INTERLEAVING 0x3 |
6b1e1254f driver/ddr: Add 2... |
74 |
#define FSL_DDR_256B_INTERLEAVING 0x8 |
a4c66509f powerpc/mpc8xxx: ... |
75 76 77 78 79 80 81 |
#define FSL_DDR_3WAY_1KB_INTERLEAVING 0xA #define FSL_DDR_3WAY_4KB_INTERLEAVING 0xC #define FSL_DDR_3WAY_8KB_INTERLEAVING 0xD /* placeholder for 4-way interleaving */ #define FSL_DDR_4WAY_1KB_INTERLEAVING 0x1A #define FSL_DDR_4WAY_4KB_INTERLEAVING 0x1C #define FSL_DDR_4WAY_8KB_INTERLEAVING 0x1D |
dbbbb3abe Make DDR interlea... |
82 |
|
123922b1e powerpc/mpc8xxx: ... |
83 |
#define SDRAM_CS_CONFIG_EN 0x80000000 |
e1be0d25e 32bit BUg fix for... |
84 85 86 87 88 89 90 91 92 93 94 |
/* DDR_SDRAM_CFG - DDR SDRAM Control Configuration */ #define SDRAM_CFG_MEM_EN 0x80000000 #define SDRAM_CFG_SREN 0x40000000 #define SDRAM_CFG_ECC_EN 0x20000000 #define SDRAM_CFG_RD_EN 0x10000000 #define SDRAM_CFG_SDRAM_TYPE_DDR1 0x02000000 #define SDRAM_CFG_SDRAM_TYPE_DDR2 0x03000000 #define SDRAM_CFG_SDRAM_TYPE_MASK 0x07000000 #define SDRAM_CFG_SDRAM_TYPE_SHIFT 24 #define SDRAM_CFG_DYN_PWR 0x00200000 |
9c6b47d53 p1014rdb: set ddr... |
95 |
#define SDRAM_CFG_DBW_MASK 0x00180000 |
f31cfd192 powerpc/mpc8xxx: ... |
96 |
#define SDRAM_CFG_DBW_SHIFT 19 |
e1be0d25e 32bit BUg fix for... |
97 |
#define SDRAM_CFG_32_BE 0x00080000 |
0b3b1766b fsl_ddr: Adds 16 ... |
98 |
#define SDRAM_CFG_16_BE 0x00100000 |
e1be0d25e 32bit BUg fix for... |
99 100 101 102 |
#define SDRAM_CFG_8_BE 0x00040000 #define SDRAM_CFG_NCAP 0x00020000 #define SDRAM_CFG_2T_EN 0x00008000 #define SDRAM_CFG_BI 0x00000001 |
91671913f powerpc/mpc85xx: ... |
103 104 |
#define SDRAM_CFG2_D_INIT 0x00000010 #define SDRAM_CFG2_ODT_CFG_MASK 0x00600000 |
cae7c1b56 powerpc/mpc8xxx: ... |
105 106 107 108 |
#define SDRAM_CFG2_ODT_NEVER 0 #define SDRAM_CFG2_ODT_ONLY_WRITE 1 #define SDRAM_CFG2_ODT_ONLY_READ 2 #define SDRAM_CFG2_ODT_ALWAYS 3 |
91671913f powerpc/mpc85xx: ... |
109 110 |
#define TIMING_CFG_2_CPO_MASK 0x0F800000 |
c360ceac0 fsl-ddr: add the ... |
111 112 113 114 115 116 117 118 119 120 121 |
#if defined(CONFIG_P4080) #define RD_TO_PRE_MASK 0xf #define RD_TO_PRE_SHIFT 13 #define WR_DATA_DELAY_MASK 0xf #define WR_DATA_DELAY_SHIFT 9 #else #define RD_TO_PRE_MASK 0x7 #define RD_TO_PRE_SHIFT 13 #define WR_DATA_DELAY_MASK 0x7 #define WR_DATA_DELAY_SHIFT 10 #endif |
fa8d23c0e mpc85xx: Implemen... |
122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 |
/* DDR_MD_CNTL */ #define MD_CNTL_MD_EN 0x80000000 #define MD_CNTL_CS_SEL_CS0 0x00000000 #define MD_CNTL_CS_SEL_CS1 0x10000000 #define MD_CNTL_CS_SEL_CS2 0x20000000 #define MD_CNTL_CS_SEL_CS3 0x30000000 #define MD_CNTL_CS_SEL_CS0_CS1 0x40000000 #define MD_CNTL_CS_SEL_CS2_CS3 0x50000000 #define MD_CNTL_MD_SEL_MR 0x00000000 #define MD_CNTL_MD_SEL_EMR 0x01000000 #define MD_CNTL_MD_SEL_EMR2 0x02000000 #define MD_CNTL_MD_SEL_EMR3 0x03000000 #define MD_CNTL_SET_REF 0x00800000 #define MD_CNTL_SET_PRE 0x00400000 #define MD_CNTL_CKE_CNTL_LOW 0x00100000 #define MD_CNTL_CKE_CNTL_HIGH 0x00200000 #define MD_CNTL_WRCW 0x00080000 #define MD_CNTL_MD_VALUE(x) (x & 0x0000FFFF) |
6b06d7dc0 corenet_ds: Exten... |
140 141 |
/* DDR_CDR1 */ #define DDR_CDR1_DHC_EN 0x80000000 |
57495e4e5 powerpc/mpc8xxx: ... |
142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 |
#define DDR_CDR1_ODT_SHIFT 17 #define DDR_CDR1_ODT_MASK 0x6 #define DDR_CDR2_ODT_MASK 0x1 #define DDR_CDR1_ODT(x) ((x & DDR_CDR1_ODT_MASK) << DDR_CDR1_ODT_SHIFT) #define DDR_CDR2_ODT(x) (x & DDR_CDR2_ODT_MASK) #if (defined(CONFIG_SYS_FSL_DDR_VER) && \ (CONFIG_SYS_FSL_DDR_VER >= FSL_DDR_VER_4_7)) #define DDR_CDR_ODT_OFF 0x0 #define DDR_CDR_ODT_120ohm 0x1 #define DDR_CDR_ODT_180ohm 0x2 #define DDR_CDR_ODT_75ohm 0x3 #define DDR_CDR_ODT_110ohm 0x4 #define DDR_CDR_ODT_60hm 0x5 #define DDR_CDR_ODT_70ohm 0x6 #define DDR_CDR_ODT_47ohm 0x7 #else #define DDR_CDR_ODT_75ohm 0x0 #define DDR_CDR_ODT_55ohm 0x1 #define DDR_CDR_ODT_60ohm 0x2 #define DDR_CDR_ODT_50ohm 0x3 #define DDR_CDR_ODT_150ohm 0x4 #define DDR_CDR_ODT_43ohm 0x5 #define DDR_CDR_ODT_120ohm 0x6 #endif |
6b06d7dc0 corenet_ds: Exten... |
167 |
|
58e5e9aff FSL DDR: Rewrite ... |
168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 |
/* Record of register values computed */ typedef struct fsl_ddr_cfg_regs_s { struct { unsigned int bnds; unsigned int config; unsigned int config_2; } cs[CONFIG_CHIP_SELECTS_PER_CTRL]; unsigned int timing_cfg_3; unsigned int timing_cfg_0; unsigned int timing_cfg_1; unsigned int timing_cfg_2; unsigned int ddr_sdram_cfg; unsigned int ddr_sdram_cfg_2; unsigned int ddr_sdram_mode; unsigned int ddr_sdram_mode_2; |
e1fd16b6f mpc85xx: Enable u... |
183 184 185 186 187 188 |
unsigned int ddr_sdram_mode_3; unsigned int ddr_sdram_mode_4; unsigned int ddr_sdram_mode_5; unsigned int ddr_sdram_mode_6; unsigned int ddr_sdram_mode_7; unsigned int ddr_sdram_mode_8; |
58e5e9aff FSL DDR: Rewrite ... |
189 190 191 192 193 194 195 196 197 198 |
unsigned int ddr_sdram_md_cntl; unsigned int ddr_sdram_interval; unsigned int ddr_data_init; unsigned int ddr_sdram_clk_cntl; unsigned int ddr_init_addr; unsigned int ddr_init_ext_addr; unsigned int timing_cfg_4; unsigned int timing_cfg_5; unsigned int ddr_zq_cntl; unsigned int ddr_wrlvl_cntl; |
57495e4e5 powerpc/mpc8xxx: ... |
199 200 |
unsigned int ddr_wrlvl_cntl_2; unsigned int ddr_wrlvl_cntl_3; |
58e5e9aff FSL DDR: Rewrite ... |
201 202 203 |
unsigned int ddr_sr_cntr; unsigned int ddr_sdram_rcw_1; unsigned int ddr_sdram_rcw_2; |
7fd101c97 powerpc/8xxx: Ena... |
204 |
unsigned int ddr_eor; |
d2a9568c5 mpc85xx: Adding m... |
205 206 207 208 209 |
unsigned int ddr_cdr1; unsigned int ddr_cdr2; unsigned int err_disable; unsigned int err_int_en; unsigned int debug[32]; |
58e5e9aff FSL DDR: Rewrite ... |
210 211 212 |
} fsl_ddr_cfg_regs_t; typedef struct memctl_options_partial_s { |
0dd38a35f powerpc: Fix Came... |
213 214 215 216 217 |
unsigned int all_dimms_ecc_capable; unsigned int all_dimms_tckmax_ps; unsigned int all_dimms_burst_lengths_bitmask; unsigned int all_dimms_registered; unsigned int all_dimms_unbuffered; |
58e5e9aff FSL DDR: Rewrite ... |
218 |
/* unsigned int lowest_common_SPD_caslat; */ |
0dd38a35f powerpc: Fix Came... |
219 |
unsigned int all_dimms_minimum_trcd_ps; |
58e5e9aff FSL DDR: Rewrite ... |
220 |
} memctl_options_partial_t; |
51d498f17 powerpc/mpc8xxx: ... |
221 222 223 |
#define DDR_DATA_BUS_WIDTH_64 0 #define DDR_DATA_BUS_WIDTH_32 1 #define DDR_DATA_BUS_WIDTH_16 2 |
58e5e9aff FSL DDR: Rewrite ... |
224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 |
/* * Generalized parameters for memory controller configuration, * might be a little specific to the FSL memory controller */ typedef struct memctl_options_s { /* * Memory organization parameters * * if DIMM is present in the system * where DIMMs are with respect to chip select * where chip selects are with respect to memory boundaries */ unsigned int registered_dimm_en; /* use registered DIMM support */ /* Options local to a Chip Select */ struct cs_local_opts_s { unsigned int auto_precharge; unsigned int odt_rd_cfg; unsigned int odt_wr_cfg; |
e1fd16b6f mpc85xx: Enable u... |
243 244 |
unsigned int odt_rtt_norm; unsigned int odt_rtt_wr; |
58e5e9aff FSL DDR: Rewrite ... |
245 246 247 248 249 250 |
} cs_local_opts[CONFIG_CHIP_SELECTS_PER_CTRL]; /* Special configurations for chip select */ unsigned int memctl_interleaving; unsigned int memctl_interleaving_mode; unsigned int ba_intlv_ctl; |
7fd101c97 powerpc/8xxx: Ena... |
251 |
unsigned int addr_hash; |
58e5e9aff FSL DDR: Rewrite ... |
252 253 |
/* Operational mode parameters */ |
0dd38a35f powerpc: Fix Came... |
254 |
unsigned int ecc_mode; /* Use ECC? */ |
58e5e9aff FSL DDR: Rewrite ... |
255 |
/* Initialize ECC using memory controller? */ |
0dd38a35f powerpc: Fix Came... |
256 257 |
unsigned int ecc_init_using_memctl; unsigned int dqs_config; /* Use DQS? maybe only with DDR2? */ |
58e5e9aff FSL DDR: Rewrite ... |
258 259 260 261 262 |
/* SREN - self-refresh during sleep */ unsigned int self_refresh_in_sleep; unsigned int dynamic_power; /* DYN_PWR */ /* memory data width to use (16-bit, 32-bit, 64-bit) */ unsigned int data_bus_width; |
c360ceac0 fsl-ddr: add the ... |
263 264 |
unsigned int burst_length; /* BL4, OTF and BL8 */ /* On-The-Fly Burst Chop enable */ |
0dd38a35f powerpc: Fix Came... |
265 |
unsigned int otf_burst_chop_en; |
c360ceac0 fsl-ddr: add the ... |
266 267 |
/* mirrior DIMMs for DDR3 */ unsigned int mirrored_dimm; |
5800e7ab3 powerpc/8xxx: Ena... |
268 |
unsigned int quad_rank_present; |
d2a9568c5 mpc85xx: Adding m... |
269 |
unsigned int ap_en; /* address parity enable for RDIMM */ |
b61e06156 powerpc/mpc8xxx: ... |
270 |
unsigned int x4_en; /* enable x4 devices */ |
58e5e9aff FSL DDR: Rewrite ... |
271 272 273 274 275 276 277 278 279 280 281 |
/* Global Timing Parameters */ unsigned int cas_latency_override; unsigned int cas_latency_override_value; unsigned int use_derated_caslat; unsigned int additive_latency_override; unsigned int additive_latency_override_value; unsigned int clk_adjust; /* */ unsigned int cpo_override; unsigned int write_data_delay; /* DQS adjust */ |
bdc9f7b5e fsl-ddr: add the ... |
282 283 284 285 |
unsigned int wrlvl_override; unsigned int wrlvl_sample; /* Write leveling */ unsigned int wrlvl_start; |
57495e4e5 powerpc/mpc8xxx: ... |
286 287 |
unsigned int wrlvl_ctl_2; unsigned int wrlvl_ctl_3; |
bdc9f7b5e fsl-ddr: add the ... |
288 |
|
58e5e9aff FSL DDR: Rewrite ... |
289 |
unsigned int half_strength_driver_enable; |
0dd38a35f powerpc: Fix Came... |
290 291 |
unsigned int twot_en; unsigned int threet_en; |
58e5e9aff FSL DDR: Rewrite ... |
292 |
unsigned int bstopre; |
0dd38a35f powerpc: Fix Came... |
293 294 |
unsigned int tcke_clock_pulse_width_ps; /* tCKE */ unsigned int tfaw_window_four_activates_ps; /* tFAW -- FOUR_ACT */ |
22cca7e1c fsl-ddr: make the... |
295 |
|
c360ceac0 fsl-ddr: add the ... |
296 297 298 |
/* Rtt impedance */ unsigned int rtt_override; /* rtt_override enable */ unsigned int rtt_override_value; /* that is Rtt_Nom for DDR3 */ |
1aa3d08a0 fsl-ddr: add over... |
299 |
unsigned int rtt_wr_override_value; /* this is Rtt_WR for DDR3 */ |
c360ceac0 fsl-ddr: add the ... |
300 |
|
22cca7e1c fsl-ddr: make the... |
301 302 303 |
/* Automatic self refresh */ unsigned int auto_self_refresh_en; unsigned int sr_it; |
c360ceac0 fsl-ddr: add the ... |
304 305 306 307 |
/* ZQ calibration */ unsigned int zq_en; /* Write leveling */ unsigned int wrlvl_en; |
d2a9568c5 mpc85xx: Adding m... |
308 309 310 311 312 313 |
/* RCW override for RDIMM */ unsigned int rcw_override; unsigned int rcw_1; unsigned int rcw_2; /* control register 1 */ unsigned int ddr_cdr1; |
57495e4e5 powerpc/mpc8xxx: ... |
314 |
unsigned int ddr_cdr2; |
23f9670f1 powerpc/mpc8xxx: ... |
315 316 317 |
unsigned int trwt_override; unsigned int trwt; /* read-to-write turnaround */ |
58e5e9aff FSL DDR: Rewrite ... |
318 319 320 |
} memctl_options_t; extern phys_size_t fsl_ddr_sdram(void); |
c1fc2d4fc powerpc/85xx: don... |
321 |
extern phys_size_t fsl_ddr_sdram_size(void); |
3dbd5d7d7 powerpc/8xxx: Mov... |
322 |
extern int fsl_use_spd(void); |
f0f899432 powerpc/85xx: Dec... |
323 |
extern void fsl_ddr_set_memctl_regs(const fsl_ddr_cfg_regs_t *regs, |
c63e13701 powerpc/mpc8xxx: ... |
324 |
unsigned int ctrl_num, int step); |
f31cfd192 powerpc/mpc8xxx: ... |
325 |
u32 fsl_ddr_get_intl3r(void); |
28a966715 Adding fixed sdra... |
326 |
|
c63e13701 powerpc/mpc8xxx: ... |
327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 |
static void __board_assert_mem_reset(void) { } static void __board_deassert_mem_reset(void) { } void board_assert_mem_reset(void) __attribute__((weak, alias("__board_assert_mem_reset"))); void board_deassert_mem_reset(void) __attribute__((weak, alias("__board_deassert_mem_reset"))); static int __board_need_mem_reset(void) { return 0; } int board_need_mem_reset(void) __attribute__((weak, alias("__board_need_mem_reset"))); |
38dba0c2f mpc85xx boards: i... |
348 349 350 351 352 353 354 355 356 357 358 |
/* * The 85xx boards have a common prototype for fixed_sdram so put the * declaration here. */ #ifdef CONFIG_MPC85xx extern phys_size_t fixed_sdram(void); #endif #if defined(CONFIG_DDR_ECC) extern void ddr_enable_ecc(unsigned int dram_size); #endif |
28a966715 Adding fixed sdra... |
359 360 361 362 363 |
typedef struct fixed_ddr_parm{ int min_freq; int max_freq; fsl_ddr_cfg_regs_t *ddr_settings; } fixed_ddr_parm_t; |
58e5e9aff FSL DDR: Rewrite ... |
364 |
#endif |