05 Mar, 2018
1 commit
-
Thomas reported U-Boot failed to build host tools if libfdt-devel
package is installed because tools include libfdt headers from
/usr/include/ instead of using internal ones.This commit moves the header code:
include/libfdt.h -> include/linux/libfdt.h
include/libfdt_env.h -> include/linux/libfdt_env.hand replaces include directives:
#include -> #include
#include -> #includeReported-by: Thomas Petazzoni
Signed-off-by: Masahiro Yamada
26 Feb, 2018
1 commit
-
Add support for a new boards from devboards.de , the DBM-SoC1 .
This board has one ethernet port, one USB OTG port and USB UART.Signed-off-by: Marek Vasut
08 Feb, 2018
1 commit
-
The goal of this patch is to clean up the code related to choosing SPL
MMC boot mode.The spl_boot_mode() now is called only in spl_mmc_load_image() function,
which is only compiled in if CONFIG_SPL_MMC_SUPPORT is enabled.To achieve the goal, all per mach/arch implementations eligible for
unification has been replaced with one __weak implementation.Signed-off-by: Lukasz Majewski
Reviewed-by: Marek Vasut
Reviewed-by: Stefano Babic
Acked-by: Michal Simek (For ZynqMP)
Reviewed-by: Fabio Estevam
27 Jan, 2018
1 commit
-
Now that we have and use wait_for_bit_le32() available, the callers of
cm_write_with_phase() should not be casting values to u32 and instead we
expect a const void *, so provide that directly.Fixes: 48263504c8d5 ("wait_bit: use wait_for_bit_le32 and remove wait_for_bit")
Reviewed-by: Marek Vasut
Signed-off-by: Tom Rini
26 Jan, 2018
2 commits
-
Implement dw_spi_get_clk function to override its weak
implementation in designware_spi.c driver.We need this change to get rid of cm_get_spi_controller_clk_hz
function and clock_manager.h include in designware_spi.c driver.Reviewed-by: Marek Vasut
Signed-off-by: Eugeniy Paltsev
Reviewed-by: Jagan Teki
24 Jan, 2018
1 commit
-
wait_for_bit callers use the 32 bit LE version
Signed-off-by: Álvaro Fernández Rojas
Reviewed-by: Daniel Schwierzeck
Reviewed-by: Jagan Teki
09 Jan, 2018
1 commit
-
In order for these commands to not be included in SPL we need to guard
compilation with CONFIG_SPL_BUILD checks. Reorganize some sections of
code slightly in order to avoid new warnings and mark the command
functions as static as they should have been before.Cc: Marek Vasut
Signed-off-by: Tom Rini
22 Nov, 2017
1 commit
-
With the updated boot0 semantics (i.e. giving the boot0-hook control
over when and where the vector table is emitted), the boot0-hook for
the socfpga needs to be adjusted.Signed-off-by: Philipp Tomsich
04 Oct, 2017
1 commit
-
U-Boot widely uses error() as a bit noisier variant of printf().
This macro causes name conflict with the following line in
include/linux/compiler-gcc.h:# define __compiletime_error(message) __attribute__((error(message)))
This prevents us from using __compiletime_error(), and makes it
difficult to fully sync BUILD_BUG macros with Linux. (Notice
Linux's BUILD_BUG_ON_MSG is implemented by using compiletime_assert().)Let's convert error() into now treewide-available pr_err().
Done with the help of Coccinelle, excluing tools/ directory.
The semantic patch I used is as follows:
//
@@@@
-error
+pr_err
(...)
//Signed-off-by: Masahiro Yamada
Reviewed-by: Simon Glass
[trini: Re-run Coccinelle]
Signed-off-by: Tom Rini
23 Sep, 2017
1 commit
-
GCC 7.1 warns:
duplicate ‘const’ declaration specifier [-Wduplicate-decl-specifier]Signed-off-by: Masahiro Yamada
16 Aug, 2017
1 commit
-
We are now using an env_ prefix for environment functions. Rename setenv()
for consistency. Also add function comments in common.h.Suggested-by: Wolfgang Denk
Signed-off-by: Simon Glass
26 Jul, 2017
3 commits
-
Add FPGA driver support for Arria 10.
Signed-off-by: Tien Fong Chee
Reviewed-by: Ley Foon Tan
Reviewed-by: Dinh Nguyen -
Move FPGA driver which is Gen5 specific code into Gen5 driver file
and keeping common FPGA driver intact. All the changes are still keeping
in driver/fpga/ and no functional change. Subsequent patch would move
FPGA manager driver from arch/arm into driver/fpga/.Signed-off-by: Tien Fong Chee
Reviewed-by: Ley Foon Tan
Reviewed-by: Dinh Nguyen -
Remove parameter from socfpga_bridges_reset(), and keeping this function
for single purpose which is just triggering reset on bridges.
socfpga_reset_deassert_bridges_handoff() can be called for releasing reset
on any bridges based on the bridge setting defined in fdt.Signed-off-by: Tien Fong Chee
Reviewed-by: Ley Foon Tan
Reviewed-by: Dinh Nguyen
22 May, 2017
1 commit
-
This converts the following to Kconfig:
CONFIG_SPL_BOARD_INITSigned-off-by: Ley Foon Tan
[trini: Update the Kconfig logic]
Signed-off-by: Tom Rini
18 May, 2017
13 commits
-
Update Kconfig and Makefile to enable Arria 10.
Clean up Makefile and sorting *.o alphanumerically.Signed-off-by: Tien Fong Chee
Signed-off-by: Ley Foon Tan -
Add SPL support for Arria 10.
Signed-off-by: Tien Fong Chee
Signed-off-by: Ley Foon Tan -
Add misc support for Arria 10.
Signed-off-by: Tien Fong Chee
Signed-off-by: Ley Foon Tan -
Add pinmux support for Arria 10.
Signed-off-by: Tien Fong Chee
Signed-off-by: Ley Foon Tan -
Add sdram header file for Arria 10.
Signed-off-by: Tien Fong Chee
Signed-off-by: Ley Foon Tan -
Add system manager register struct and macros for Arria 10.
Signed-off-by: Tien Fong Chee
Signed-off-by: Ley Foon Tan -
Add clock driver support for Arria 10.
Signed-off-by: Tien Fong Chee
Signed-off-by: Ley Foon Tan -
Add reset driver support for Arria 10.
Signed-off-by: Tien Fong Chee
Signed-off-by: Ley Foon Tan -
Add i2c, timer and other A10 macros.
Signed-off-by: Ley Foon Tan
-
Restructure misc driver in the preparation to support A10.
Move the Gen5 specific code to gen5 file.Change all uint32_t_to u32.
Signed-off-by: Ley Foon Tan
-
Restructure system manager in the preparation to support A10.
No functional change.Change uint32_t to u32.
Signed-off-by: Ley Foon Tan
-
Restructure reset manager driver in the preparation to support A10.
Move the Gen5 specific code to gen5 files.Signed-off-by: Ley Foon Tan
-
Restructure clock manager driver in the preparation to support A10.
Move the Gen5 specific code to _gen5 files.- Change all uint32_t to u32 and change to use macro BIT(n) for bit shift.
- Check return value from wait_for_bit(). So change return type to int for
cm_write_with_phase() and cm_basic_init().Signed-off-by: Ley Foon Tan
25 Apr, 2017
1 commit
-
Add support for the Terasic DE10-Nano board. The board
is based on the DE0-Nano-Soc board but adds a larger FPGA
and an HDMI output.Signed-off-by: Dalon Westergreen
Reviewed-by: Dinh Nguyen
14 Apr, 2017
3 commits
-
Convert Altera DDR SDRAM driver to use Kconfig method.
Enable ALTERA_SDRAM by default if it is on Gen5 target.
Arria 10 will have different driver.Signed-off-by: Tien Fong Chee
Signed-off-by: Ley Foon Tan -
The board is now manufactured by Aries Embedded GmbH , rename it.
Signed-off-by: Marek Vasut
-
Commit ce62e57fc571 ("ARM: boot0 hook: remove macro, include whole
header file") miss out cleaning macro in this header file, and this
has broken implementation of a boot header capability in socfpga
SPL. Remove the macro in this file, and recovering it back
to proper functioning.Fixes: ce62e57fc571 ("ARM: boot0 hook: remove macro, include whole
header file")Signed-off-by: Chee, Tien Fong
18 Feb, 2017
1 commit
-
the socfpga bootrom supports mmc booting from either a raw image
starting at 0x0, or from a partition of type 0xa2. This patch
adds support for locating the boot image in the first type 0xa2
partition found.Assigned a partition number of -1 will cause a search for a
partition of type CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION_TYPE
and use it to find the u-boot imageSigned-off-by: Dalon Westergreen
08 Feb, 2017
1 commit
-
The mpuclk register in the Altera group of the clock manager
divides the mpu_clk that is generated from the C0 output of the main
pll.Without this patch, the default value of the register is 1, so the mpuclk
will always get divided by 2 if the correct value is not set. For example,
on the Arria5 socdk board, the MPU clock is only 525 MHz, and it should be
1.05 GHz.Signed-off-by: Dinh Nguyen
24 Jan, 2017
1 commit
-
This option should not really be user selectable. Note that on PowerPC
we currently only need BOARD_LATE_INIT when CHAIN_OF_TRUST is enabled so be
conditional on that.Signed-off-by: Tom Rini
Acked-by: Masahiro Yamada (for UniPhier)
06 Dec, 2016
3 commits
-
Some Altera Quartus generated files have long lines that are split with a '\' at
the end of the line. It also wOn Windows, rites files in DOS format, which can
confuse some of the processing scripts in this file. This patch solves both issues.Signed-off-by: Bill Randle
Cc: Marek Vasut -
Valid Altera SoCFPGA preloader image must contain special data at
offsets 0x40, 0x44, 0x48 and valid instructions at address 0x4c or
0x50. These addresses are by default used by U-Boot's vector table
and a piece of reset handler, thus a valid preloader corrupts those
addresses slightly. While this works most of the time, this can and
does prevent the board from rebooting sometimes and triggering this
issue may even depend on compiler.The problem is that when SoCFPGA performs warm reset, it checks the
addresses 0x40..0x4b in SRAM for a valid preloader signature and
header checksum. If those are found, it jumps to address 0x4c or
0x50 (this is unclear). These addresses are populated by the first
few instructions of arch/arm/cpu/armv7/start.S:ffff0040 :
ffff0040: ebfffffe bl ffff0040ffff0044 :
ffff0044: ea000012 b ffff0094ffff0048 :
ffff0048: e10f0000 mrs r0, CPSR
ffff004c: e200101f and r1, r0, #31
ffff0050: e331001a teq r1, #26Without this patch, the CPU will enter the code at 0xffff004c or
0xffff0050 , at which point the value of r0 and r1 registers is
undefined. Moreover, jumping directly to the preloader entry point
at address 0xffff0000 will also fail, because address 0xffff004.
is invalid and contains the preloader magic.Add BOOT0 hook which reserves the area at offset 0x40..0x5f and
populates offset 0x50 with jump to the entry point. This way, the
preloader signature is stored in reserved space and can not corrupt
the SPL code.Signed-off-by: Marek Vasut
Cc: Chin Liang See
Cc: Dinh Nguyen
Cc: Stefan Roese
Tested-by: Dinh Nguyen -
Add CycloneV based Terasic DE1-SoC board. The board boots
from SD/MMC. Ethernet and USB host is supported.Signed-off-by: Anatolij Gustschin
Cc: Marek Vasut
31 Oct, 2016
1 commit
-
Cover-Letter: Fixes several spelling errors for the words "resetting",
"extended", "occur", and "multiple".Signed-off-by: Vagrant Cascadian
Reviewed-by: Simon Glass
