08 Jun, 2014
2 commits
07 Jun, 2014
8 commits
-
Similar to OMAP4/5 we need to scale the voltage up prior to changing the
clock frequencies up higher. Add a similar hook to start with.Signed-off-by: Tom Rini
-
For usage of timer6 within B&R we need this defines to enable clock
modules and clk-source.Also the 'Timer register bits' are expanded.
By the way we add defines for all timers within AM335x SoC.
Cc: trini@ti.com
Signed-off-by: Hannes Petermaier -
After enabling a module, SW has to wait on IDLEST bit
until it is Fully functional. This wait is missing for UART module
and there is a immediate access of UART registers after this. So there
is a chance of hang on this module( This can happen when we are running
from MPU SRAM). So waiting for IDLEST bit.Signed-off-by: Lokesh Vutla
-
Currently PWREMU_MGMT is not configured in the Linux generic UART
driver as this register seems to be specific TI UART IP. So this
needs to be enabled in u-boot to use UART1 from kernel space.Acked-By: Vitaly Andrianov
Signed-off-by: Murali Karicheri
Signed-off-by: Ivan Khoronzhuk -
With the changes to the i2c framework (and adopting the omap24xx_i2c
driver to them) we can no longer call i2c functions prior to gd having
been set and cleared. When SPL booting, this is handled by setting gd
to point to SRAM in s_init. However in the cases where we are loaded
directly by ROM (memory mapped NOR or QSPI) we need to make use of the
normal hooks to slightly delay these calls.Signed-off-by: Tom Rini
-
We have two contexts for booting these platforms. One is SPL which is
roughly: reset, cpu_init_crit, lowlevel_init, s_init, sdram_init, _main,
board_init_f from SPL, ... then U-Boot loads. The other is a
memory-mapped XIP case (NOR or QSPI) where we do not run an SPL. In
this case we go, roughly: reset, cpu_init_crit, lowlevel_init, s_init,
_main, regular board_init_f.In the first case s_init will set a valid gd and then be able to call
sdram_init which in many cases will need i2c (which needs a valid gd for
gd->cur_i2c_bus). In this second case we must (and are able to and
should) defer sdram_init() into dram_init() called by board_init_f as gd
will have been set in _main and cleared in board_init_f.Signed-off-by: Tom Rini
-
The ePOS EVM and EVM SK have QSPI as an option to boot. Add a qspiboot
target that utilizes QSPI for env and so forth as an example of best
practices. As QSPI is booted from directly we need to chang
CONFIG_SYS_TEXT_BASE.Note that on ePOS EVM the QSPI and NAND are mutually exclusive choices
we need to handle that elsewhere, once NAND support is also added.Signed-off-by: Sourav Poddar
Signed-off-by: Tom Rini -
OMAP3 used GPMC_NAND_ECC_LP_x8_LAYOUT and GPMC_NAND_ECC_LP_x16_LAYOUT macros
to configure GPMC controller for x7 or x8 bit device connected to its interface.
Now this information is encoded in CONFIG_SYS_NAND_DEVICE_WIDTH macro, so above
macros can be completely removed.Signed-off-by: Pekon Gupta
06 Jun, 2014
13 commits
-
Remove the common infrastructure of nand_spl and
clean-up the code inside ifdef(CONFIG_NAND_U_BOOT)..endif.Signed-off-by: Masahiro Yamada
-
Because cmd_mkimage is used in various subdirectories,
it seems reasonable to define it in scripts/Makefile.lib.Signed-off-by: Masahiro Yamada
-
This is a workaround for 32 bit hardware limitation of TDM.
T1040 has 36 bit physical addressing, TDM DMAC register
are 32 bit wide but need to store address of CCSR space
which lies beyond 32 bit address range. This workaround
creats a LAW to enable access of TDM DMA to CCSR by
mapping CCSR to overlap with DDR.
A hole of 16M is created in memory using device tree. This
workaround law is set only if "tdm" is defined in hwconfig.
Also disable POST tests and add LIODN for TDMSigned-off-by: Sandeep Singh
Reviewed-by: York Sun -
SerDes PLL is calibrated at reset. When the junction temperature
delta from the time the PLL is calibrated exceeds +56C/-66C,
jitter may increase and can cause PLL to unlock.This workaround overwrite the SerDes registers with new values,
to calibrate SerDes registers.
These values are known to work fine for all temperature ranges.This workaround is valid for B4, T4 and T2 platforms, so
added in their config.Signed-off-by: Shaveta Leekha
Signed-off-by: Poonam Aggrwal
[York Sun: replaced typedef ccsr_sfp_regs_t with struct ccsr_sfp_regs]
Reviewed-by: York Sun -
When the DDR controller is initialized below a junction temperature of
0°C and then operated above a junction temperature of 65°C, the DDR
controller may cause receive data errors, resulting ECC errors and/or
corrupted data. This erratum applies to the following SoCs and their
variants: MPC8536, MPC8569, MPC8572, P1010, P1020, P1021, P1022, P1023,
P2020.Signed-off-by: York Sun
-
Add a new serdes2 protocol 0x27.
Signed-off-by: Shengzhou Liu
Reviewed-by: York Sun -
A-007186: SerDes PLL is calibrated at reset. It is possible for jitter to
increase and cause the PLL to unlock when the temperature delta from the
time the PLL is calibrated exceeds +56C/-66C when using X VDD of 1.35 V
(or +70C/-80C when using XnVDD of 1.5 V). No issues are seen with LC
VCO. Only the protocols using Ring VCOs are impacted.Workaround:
For all 1.25/2.5/5 GHz protocols, use LC VCO instead of Ring VCO, this need
to use alternate serdes protocols. The alternate option has the same
functionality as the original option; the only difference being LC VCO
rather than Ring VCO.Signed-off-by: Shaohui Xie
Reviewed-by: York Sun -
As errata A-007186, we need to use the alternate serdes
protocol instead of those impacted protocols.- add support for serdes protocols: 0x1b, 0x50, 0x5e,
0x64, 0x6a, 0xd2, 0x67, 0x70.
- update t2080_rcw.cfg to adapt to new rcw_66_15 for
t2080qds and t2080rdb.Signed-off-by: Shengzhou Liu
Reviewed-by: York Sun -
The relocation code can now relocate from anywhere to
the RAM.The old code assumed that the binary was copied to the RAM
by some PBL and then it just relocated the .text section
from the loaded address to the linked address.Now, it first checks if vectors are somewhere else than the
linked address. If yes, there are copied to address 0 (or
to the exception vector base address if register EVBAR is
present).Then, the .text section is relocated from its current location
to the RAM.Signed-off-by: Franck Jullien
-
The OpenRISC architecture specification v1.0 defines
new SPR registers. This patch adds registers definition
for group 0 and update bit definitions for the CPU
configuration register.Signed-off-by: Franck Jullien
-
The build fails if a non-generic ARM board is compiled
with CONFIG_OF_EMBED=y.The correct symbol name for embedded FDT is not __dtb_db_begin,
but __dtb_dt_begin. (A typo introduced by commit 6ab6b2af)Signed-off-by: Masahiro Yamada
Acked-by: Simon Glass -
For each of Jetson TK1, Venice2, and Beaver:
- Enable the first USB controller in DT, and describe its configuration.
- Enable USB device/gadget support. This allows the user to type e.g.
"ums 0 mmc 0" at the command-line to cause U-Boot to act a USB device
implementing the USB Mass Storage protocol, and expose MMC device 0
that way.This allows a host PC to mount the Tegra device's MMC, partition it, and
install a filesystem on it.Signed-off-by: Stephen Warren
Signed-off-by: Tom Warren
03 Jun, 2014
1 commit
-
This enables relocation of initrd to the end of available DDR before Linux
kernel start-up as it is done in other architectures.Signed-off-by: Alexey Brodkin
02 Jun, 2014
1 commit
31 May, 2014
3 commits
-
Setting ps_hold ought to be one of the first things we do when we
first boot up. If we wait until the main u-boot runs we won't set it
in time and the PMIC may power us back off.Signed-off-by: Doug Anderson
Signed-off-by: Akshay Saraswat
Acked-by: Simon Glass
Signed-off-by: Minkyu Kang -
This board has been orphan for a while.
(Emails to its maintainer have been bouncing.)Because MPC82xx family is old enough, nobody would pick up
the maintainership on it.Signed-off-by: Masahiro Yamada
Cc: Wolfgang Denx -
This board has been orphan for a while.
(Emails to its maintainer have been bouncing.)Because MPC82xx family is old enough, nobody would pick up
the maintainership on it.Signed-off-by: Masahiro Yamada
Cc: Wolfgang Denx
30 May, 2014
3 commits
-
This code seems unnecessarily complex. We really just need to check the
global_data. Now that is it all in one place, and not arch-specific, this
is pretty easy.Signed-off-by: Simon Glass
-
Some files include hush.h but don't actually use it. Remove this where
possible.Signed-off-by: Simon Glass
28 May, 2014
3 commits
-
Enable LCD for snow. This is a 1366 x 768 panel.
Signed-off-by: Simon Glass
Signed-off-by: Minkyu Kang -
There is quite a tight deadline in enabling PSHOLD, less than a second.
In some cases (e.g. with USB download), U-Boot takes longer than that
to load, so the board powers off before U-Boot starts.Add a call in SPL to enable PSHOLD.
Signed-off-by: Simon Glass
Reviewed-by: Lukasz Majewski
Signed-off-by: Minkyu Kang -
Now that the GPIO numbering series has been applied, we can use the correct
GPIO for the EC interrupt.Signed-off-by: Simon Glass
Signed-off-by: Minkyu Kang
27 May, 2014
6 commits
-
using UBI and DM together leads in compiler error, as
both define a "struct device", so rename "struct device"
in include/dm/device.h to "struct udevice", as we use
linux code (MTD/UBI/UBIFS some USB code,...) and cannot
change the linux "struct device"Signed-off-by: Heiko Schocher
Cc: Simon Glass
Cc: Marek Vasut -
Also we enable the mmc command in configuration file.
As both CONFIG_CMD_MMC and CONFIG_CMD_USB use the CONFIG_DOS_PARTITION,
so remove the redundant CONFIG_DOS_PARTITION definition.Signed-off-by: Josh Wu
Signed-off-by: Andreas Bießmann -
Signed-off-by: Josh Wu
Signed-off-by: Andreas Bießmann -
The at91x40.h is not exist. So we remove it.
Signed-off-by: Josh Wu
Signed-off-by: Andreas Bießmann -
For sama5d3xek we need to modify the SPL image for correct detection by ROM
code.Signed-off-by: Andreas Bießmann
Tested-by: Bo Shen -
If without switch to main crystal oscillator, the sama5d3 SoC will
use internal on chip RC oscillator.
In order to get better accuracy, switch to main crystal oscillator.Signed-off-by: Bo Shen
Signed-off-by: Andreas Bießmann
