19 Jul, 2021
1 commit
05 Mar, 2021
2 commits
-
* origin/ls_v2020.04:
arm64: gic-v3-its: Clear the Pending table before enabling LPIs -
The GICv3 RM requires "The first 1KB of memory for the LPI Pending tables
must contain only zeros on initial allocation, and this must be visible
to the Redistributors, or else the effect is UNPREDICTABLE".And as the following statement, we here clear the whole Pending tables
instead of the first 1KB.
"An LPI Pending table that contains only zeros, including in the first 1KB,
indicates that there are no pending LPIs.
The first 1KB of the LPI Pending table is IMPLEMENTATION DEFINED. However,
if the first 1KB of the LPI Pending table and the rest of the table contain
only zeros, this must indicate that there are no pending LPIs."And there isn't any pending LPI under U-Boot, so it's unnecessary to
loading the contents of the Pending table during the enablement, then set
the GICR_PENDBASER.PTZ flag.Signed-off-by: Hou Zhiqiang
Tested-by: Vladimir Oltean
01 Mar, 2021
1 commit
-
* origin/imx_v2020.04:
MLK-25320 video: imx_lcdifv3: Add memory priority threshold setting
27 Feb, 2021
1 commit
-
Add the panic control from kernel for lcdifv3 to increase the memory
request priority to resolve QoS issue.
User can adjust the thresholds by using 'thres-low' and 'thres-high'
properties in DTS.Signed-off-by: Ye Li
Reviewed-by: Jian Li
(cherry picked from commit f81e7caa100940206550ee4e2f64b5b799a5d92e)
23 Feb, 2021
1 commit
-
* origin/imx_v2020.04:
MLK-25310 imx8m: ddr: Disable CA VREF Training for LPDDR4
21 Feb, 2021
1 commit
-
Users reported LPDDR4 MR12 value is set to 0 during PHY training,
not the value from FSP timing structure, which cause compliance test failed.
The root cause is the CATrainOpt[0] is set to 1 in 2D FSP timing
but not set in 1D. According to PHY training application node,
to enable the feature both 1D and 2D need set this field to 1,
otherwise the training result will be incorrect.
The PHY training doc also recommends to set CATrainOpt[0] to 0 to use
MR12 value from message block (FSP structure). So update the LPDDR4
scripts of all mscale to clear CATrainOpt[0].Signed-off-by: Ye Li
Reviewed-by: Jacky Bai
(cherry picked from commit 2c98fb859258478e0f8bb8df980a96edff19d359)
05 Feb, 2021
13 commits
-
* origin/imx_v2020.04:
MLK-25291-3 imx8mq_evk: Applying default LPDDR4 script for B2
MLK-25291-2 misc: ocotp: Update OCOTP driver for iMX8MQ B2
MLK-25291-1 iMX8MQ: Recognize the B2 revision -
Both i.MX8MQ B1 and B2 should use default LPDDR4 script, while B0
has another dedicated script.Signed-off-by: Ye Li
Reviewed-by: Peng Fan
(cherry picked from commit 2beb72ddfd5416be7d8fa6e9fb36b1e29a0f0cb7) -
i.MX8MQ B2 also has fixed value in OCOTP_READ_FUSE_DATA register,
so it does not support "fuse sense" command like B1.Signed-off-by: Ye Li
Reviewed-by: Peng Fan
(cherry picked from commit 357cf646bc3b9fc8d3b4f760e030545e83df2cdf) -
i.MX8MQ B2 is using same value in OCOTP_READ_FUSE_DATA like B1, so
we have to check the ROM verision to distinguish the revision.As we have checked the B1 rev for sticky bits work around in
secure boot. So it won't apply on B2.Signed-off-by: Ye Li
Reviewed-by: Peng Fan
(cherry picked from commit 1ac96bde4920fa3e2a3bb4a79b342ca4f5adb4a5) -
* origin/ls_v2020.04: (8 commits)
configs: ls208xa: Enable GIC_V3_ITS config
configs: ls1028a: Enable GIC_V3_ITS config
configs: ls1088a: Enable GIC_V3_ITS config
arm64: layerscape: Move GIC RD tables initialization to CPU setup function
fsl-layerscape: Kconfig: Select RESV_RAM config if GIC_V3_ITS is enabled
... -
Enable GIC_V3_ITS config to initialize the GIC redistributor
tables.Signed-off-by: Hou Zhiqiang
-
Enable GIC_V3_ITS config to initialize the GIC redistributor
tables.Signed-off-by: Hou Zhiqiang
-
Enable GIC_V3_ITS config to initialize the GIC redistributor
tables.Signed-off-by: Hou Zhiqiang
-
Move GIC redistributor tables initialization to CPU setup function.
This patch introduces a GIC redistributor tables init function, and
moves the function of reserving memory for GIC redistributor tables
to soc.c and adds a argument for the memory size to reserve, BTW
rename the function so that it is more readable.Signed-off-by: Hou Zhiqiang
-
The GIC redistributor tables initialization depends on RESV_RAM config,
so select RESV_RAM if GIC_V3_ITS is enabled.Signed-off-by: Hou Zhiqiang
-
As the lower 16bit of the redistributor pending table is reserved
for describing the memory attributes, we must give a 64KB aligned
address to the GIC LPI initialization function.Signed-off-by: Hou Zhiqiang
-
Program the GIC redistributor tables only when succeeded to reserve memory
for them, otherwise kernel will lose the chance to program them using
allocated memory.Signed-off-by: Hou Zhiqiang
-
The initialization of gd->arch.resv_ram pointer should depend on if the
RESV_RAM config is enabled.Signed-off-by: Hou Zhiqiang
28 Jan, 2021
3 commits
-
* origin/imx_v2020.04:
MA-18635 Android: eliminate build warnings
MA-18634-2 Android: sync config change
MA-18634-1 Android: refine config dependency -
* origin/ls_v2020.04:
arm: dts: ls1028a: define QDS networking protocol combinations -
Includes DT definition for the following serdes protocols using various
PHY cards: 85xx, 13xx, 65xx, 9999, 7777.Note that the default device tree for QDS now uses 85xx.
Enabling any of the others requires patching the fsl-ls1028a-qds.dtsi
file (the includes at the bottom of the file).Signed-off-by: Alex Marginean
Signed-off-by: Vladimir Oltean
27 Jan, 2021
3 commits
-
* origin/ls_v2020.04:
net: memac_phy: add a timeout to MDIO operations
armv8: lx2: SVR_SOC_VER: Mask CAN_FD and security bit -
We have encountered circumstances when a board design does not include
pull-up resistors on the external MDIO buses which are not used. This
leads to the MDIO data line not being pulled-up, thus the MDIO controller
will always see the line as busy.Without a timeout in the MDIO bus driver, the execution is stuck in an
infinite loop when any access is initiated on that external bus.Add a timeout in the driver so that we are protected in this
circumstance. This is similar to what is being done in the Linux
xgmac_mdio driver.Signed-off-by: Ioana Ciornei
-
Multiple LX2(LX2160A/LX2162A SoC) personality variants
exists based on CAN-FD and security bit in SVR.Currenly SVR_SOC_VER mask only security bit.
Update SVR_SOC_VER to mask CAN_FD and security bit
for LX2 products.Signed-off-by: Wasim Khan
17 Jan, 2021
3 commits
-
Fix warning: unused variable 'status'.
Test: build.
Change-Id: I948a33686892f940d6be0e315756c23e0ae561ae
Signed-off-by: Ji Luo
(cherry picked from commit 0bb05e819f427780a3a74b95a78f12b6dd0acaa7) -
Sync config change after refining the config
dependency.Test: builds.
Change-Id: I32c36e822458c8eea9dde4ba4d874a65475f3a26
Signed-off-by: Ji Luo
(cherry picked from commit 45cd8014f7e81ed7b9ed7766e5d5911384eb3de4) -
Refine the dependency of some configs to make it
easier to add/modify android config files.Test: builds.
Change-Id: Iccb044dadc7ce1e0b839bf83e2e9157e718f286c
Signed-off-by: Ji Luo
(cherry picked from commit 86f4f99a367bbc0ef99d4ab2a0b4078babfbfbd2)
14 Jan, 2021
3 commits
-
* origin/imx_v2020.04:
LF-3161-2 mx6ul: bee: Remove XN bit for bee enabled region
LF-3161-1 arm: imx: Fix speculative instruction prefetch issue -
We will test a program on BEE enabled region, so remove XN bit
to allow execution when current MMU domain is changed to client.Signed-off-by: Ye Li
Reviewed-by: Peng Fan
(cherry picked from commit e4bd1734bcba2012d4d7dea7598635256f155c96) -
Default ARM32 MMU setting in u-boot sets XN bit to entire 4GB space no
matter which DCACHE option is used, and set domain permission to manager.
This causes MMU ignores the access check and XN bit, so speculative
instruction can fetch from entire space.This patch sets the DDR, ROM, OCRAM without XN bit, and set domain to client
to enable the XN and access check. So speculative instruction fetch can only
happens on these 3 regions to avoid prefetch from peripherals and invalid
regions.Signed-off-by: Ye Li
Reviewed-by: Peng Fan
(cherry picked from commit 25d70768c460bad91aa65f367203af41122399cd)
13 Jan, 2021
4 commits
-
* origin/ls_v2020.04:
armv8: ls1028a: fix stream id allocation
configs: ls1088aqds: add COMMON_ENV to fix distroboot
board: fsl: ls2088ardb: Program GIC LPI configuration table -
When A-050382 errata is enabled, ECAM and EDMA have
conflicting stream id 40. This patch fixes the same.Signed-off-by: Nipun Gupta
-
Add COMMON_ENV(kernel_addr_r, fdt_addr_r and so on)
to fix a bug that faild to boot to ubuntu, failed
log as follows,
## Executing script at 80000000
load - load binary file from a filesystemUsage:
load [ [ [ [bytes [pos]]]]]
- Load binary file filename from partition part on device
type interface instance dev to address addr in memory.
bytes gives the size to load in bytes.
If bytes is 0 or omitted, the file is read until the end.
pos gives the file byte position to start reading from.
If pos is 0 or omitted, the file is read from the start.
...
Bad Linux ARM64 Image magic!
SCRIPT FAILED: continuing...Signed-off-by: Biwen Li
-
Program GIC LPI configuration table:
1. Redistributor PROCBASER configuration table (which is common for all
redistributors)2. Redistributor pending table (PENDBASER), for all the available
redistributors.3.Reserve DDR memory region used for GIC LPI configuration table.
Signed-off-by: Nikhil Gupta
11 Jan, 2021
1 commit
-
* origin/imx_v2020.04: (11 commits)
LF-3117 wdog: imx_watchdog: Change default reset_cpu to internal reset
MA-18534 imx8mp: Enable trusty for powersave config
MA-18525 Enable HDMI RX as external camera on mek_8qm
MA-18346-11 Android refine power on imx8mp board
MA-18508 Sync keymaster bootloader commands ID
...
08 Jan, 2021
3 commits
-
Default reset_cpu in imx_watchdog driver is clearing the WDA bit
to assert WDOG_B output. However, this requires the iomuxc for the WDOG_B
is configured by board codes or DTS. Without it, next external reset
with WDOG_B iomuxc configured will not work.On iMX6, we always use internal reset to support some features like bmode.
So the iomuxc for WDOG_B never be set. Change back the reset_cpu to use
internal reset.Signed-off-by: Ye Li
Reviewed-by: Peng Fan
(cherry picked from commit aa97f1de484a165212cec56bd8ed38227c8f828a) -
Add trusty support to the imx8mp powersave config.
Change-Id: I269f565f9c50a3db4c4138fca9279d8aa7c47043
Signed-off-by: zhai.he
(cherry picked from commit bdf8f5abca965039f54cba8c9e8e5fbafcb14e6a) -
Add uboot defconfig to load hdmi rx firmware
Signed-off-by: yang.tianChange-Id: If9ab1b40c01442570a7ba8599ab521a3e38349cc
(cherry picked from commit cbd3d0f18a9b71374195b17eb6f59bb42fa656f5)